# FMN4xT2xCB-25Ix Datasheet

- Do not leave this document unattended.
- This information contained in this document covered by the non-discloser agreement.
- Do not reproduce this document.
- This document is property of Dosilicon Co., Ltd. and maybe be required to be returned at any time.

Dosilicon Co., Ltd.

## **Document Title**

Stacked Multi-Chip Product (NAND=4Gb, LPDDR2=2Gb)

## **Revision History**

Revision No.	History	Draft date	Remark
0.0	Initial Draft	Nov. 1 <sup>st</sup> , 2014	Preliminary
0.1	Revised IDD Specification of DRAM	Nov. 4 <sup>th</sup> , 2014	
0.2	Revised IDD Specification of DRAM	Mar. 24 <sup>th</sup> , 2015	
0.3	Revised Package Dimension (8.0mm X 10.5mm)	Jun. 2 <sup>nd</sup> , 2015	
0.4	Revised IDD Specification, Added Selection Guide and P/N System	Jun. 15 <sup>th</sup> , 2016	
0.5	Revised IDD SPEC	Apr. 26 <sup>th</sup> , 2017	
0.6	Modify package size	Sep. 10 <sup>th</sup> , 2019	
0.7	Modify Flash figure 2 and description	Oct. 8 <sup>th</sup> , 2019	



# Stacked Multi-Chip Product(MCP)

## 1.8V NAND Flash Memory and Mobile DDR2

#### 1. MCP Features

Operating Temperature Range

- Industrial Part : - 40°C ~ 85°C

#### **♦** NAND

• Architecture (4G bits)

- Input / Output Bus Width: 8-bits / 16-bits

- Page size

X 8: (2K+64spare) bytes (@1.8V)

X16: (1K+32spare) words (@1.8V)

- Block size

X8: (128K+4K) bytes

X16: (64K+2K) words

- Plane Size: 2048 Blocks

- Device Size: 2 Planes per Device

• Page Read / Program

- Random Read Time (tR): 25 μs (Max)

- Sequential Access Time: 45 ns (Min)

- Page Program: 200 μs (Typ)

Block Erase / Multi-plane Erase

- Block Erase time: 2ms (Typ)

Security

- OTP area

- Serial Number (unique ID)

Supply Voltage

- 1.8V device: VCC = 1.7V ~ 1.95V

Reliability

 100,000 Program / Erase cycles (with 4-bit ECC per 528 bytes)

- 10 Year Data retention

• Package Type:

- 162-ball FBGA, 11.5x13.0mm<sup>2</sup>, 1.0T, 0.5mm Ball Pitch

- 162-ball FBGA, 8.0x10.5mm<sup>2</sup>, 1.0T, 0.5mm Ball Pitch

- Lead & Halogen Free

#### DRAM

- VDD2 = 1.14-1.30V

- VDDCA/VDDQ = 1.14-1.30V

- VDD1 = 1.70-1.95V

- Interface : HSUL\_12

- Data width: x16. x32

- Clock frequency : 400Mhz

- Four-bit pre-fetch DDR architecture

- Eight internal banks for concurrent operation

- Multiplexed, double data rate, command/address inputs;

commands entered on every CK edge

- Bidirectional/differential data strobe per byte of

data(DQS/DQS#).

- DM masks write date at the both rising and falling edge

of the data strobe

- Programmable READ and WRITE latencies (RL/WL)

- Programmable burst lengths: 4, 8, or 16

- Auto refresh and self refresh supported

- All bank auto refresh and per bank auto refresh supported

- Clock stop capability

Low Power Features

- Low voltage power supply.

- Auto TCSR (Temperature Compensated Self Refresh).

- PASR (Partial Array Self Refresh) power-saving mode.

- DPD (Deep Power Down) Mode.

- DS (Driver Strength) Control.




## 2. MCP Selection Guide

MCP Part Number	Flash	Flash LP-DDR2		Individua	PKG Type	
	/ Bus Width	/ Data Width	DRAM Freq.	Flash	LP-DDR2	
FMN4ST2TCB-25IF	4Gb / x16	2Gb / x32	400MHz	FMND4G16S3B	FMT8E32UAx-25lx	162 Ball(Large)
FMN4ET2TCB-25IF	4Gb / x8	2Gb / x32	400MHz	FMND4G08S3B	FMT8E32UAx-25lx	162 Ball(Large)
FMN4ST2SCB-25IF	4Gb / x16	2Gb / x16	400MHz	FMND4G16S3B	FMT8E16UAx-25Ix	162 Ball(Large)
FMN4ET2SCB-25IF	4Gb / x8	2Gb / x16	400MHz	FMND4G08S3B	FMT8E16UAx-25lx	162 Ball(Large)
FMN4ST2TCB-25IH	4Gb / x16	2Gb / x32	400MHz	FMND4G16S3B	FMT8E32UAx-25lx	162 Ball(Small)
FMN4ET2TCB-25IH	4Gb / x8	2Gb / x32	400MHz	FMND4G08S3B	FMT8E32UAx-25lx	162 Ball(Small)
FMN4ST2SCB-25IH	4Gb / x16	2Gb / x16	400MHz	FMND4G16S3B	FMT8E16UAx-25lx	162 Ball(Small)
FMN4ET2SCB-25IH	4Gb / x8	2Gb / x16	400MHz	FMND4G08S3B	FMT8E16UAx-25lx	162 Ball(Small)



## 3. MCP Part Numbering System





## 4-1. MCP Package Pin Configuration (162-ball FBGA, Top View)

Pin Configuration - 162Ball MCP(X16/X32) Top View (Ball Down) DNU DNU WP# CLE VCCn 104 107 VCCn DNU DNU 1015 DNU 1011 ALE RE# 105 1014 DNU VCCn В 1010 101 103 WE# RB# 106 c c 108 100 102 CE# 1012 1013 D D 109 NC VDD2 VDD1 DQ31 DQ29 DQ26 DNU Ε VDD1 vss VDDQ DQ25 vssq VDDQ NC VSS vssq VDD2 VDDQ DQ30 DQ27 DQS3 DQS3# vss ZQ vssq G G VSSCA CA9 CA8 DQ28 DQ24 DM3 DQ15 VDDQ vssq н н VDDCA CA6 CA7 vssq DQ11 DQ13 DQ14 DQ12 VDDQ /REFC DQ10 DQ9 VDD2 CA5 DQS1# DQS1 DQ8 vssq VDDCA CK# VDDQ vss DM1 VDDQ VDD2 VSS **VREFD** VSSCA NC CK vssq CKE NC NC DM0 VDDQ LPDDR2 LPDDR2 CS# NC NC DQS0# DQS0 DQ5 DQ6 DQ7 vssq Supply LPDDR2 CA4 CA3 CA2 DQ4 DQ2 DQ1 DQ3 VDDQ vssq Ground VSSCA VDDCA CA1 DQ19 DQ23 DM2 DQ0 VDDQ vssq VDD2 DQ17 DQ20 DQS2 DQS2# VSS CA0 VDDQ vssq **NAND NAND** VDDQ VDD1 vss NC VSS vssq VDDQ DQ22 vssq Supply **NAND** DNU NC NC VDD1 DQ16 DQ18 DQ21 DNU w w Ground DNU DNU DNU DNU



7

## 4-2. MCP Package Pin Configuration (162-ball FBGA, Top View)

Top View (Ball Down) Pin Configuration - 162Ball MCP(X8/X32) DNU DNU CLE VCCn 104 107 VCCn DNU DNU WP# DNU ALE RE# 105 NC DNU NC В NC 101 103 WE# RB# 106 c c NC 100 102 CE# NC NC D D NC NC VDD2 VDD1 DQ31 DQ29 DQ26 DNU Ε VDD1 vss VDDQ DQ25 vssq VDDQ NC VSS VSSQ VDD2 VDDQ DQ30 DQ27 DQS3 DQS3# vss ZQ vssq G G VSSCA CA9 CA8 DQ28 DQ24 DM3 DQ15 VDDQ vssq н н vssq DQ11 VDDCA CA6 CA7 DQ13 DQ14 DQ12 VDDQ /REFC DQ10 DQ9 VDD2 CA5 DQS1# DQS1 DQ8 vssq VDDCA CK# VDDQ vss DM1 VDDQ VDD2 VSS **VREFD** VSSCA NC CK vssq CKE NC NC DM0 VDDQ LPDDR2 LPDDR2 CS# NC NC DQS0# DQS0 DQ5 DQ6 DQ7 vssq Supply LPDDR2 CA4 CA3 CA2 DQ4 DQ2 DQ1 DQ3 VDDQ vssq Ground VSSCA VDDCA CA1 DQ19 DQ23 DM2 DQ0 VDDQ vssq VDD2 DQ17 DQ20 DQS2 DQS2# VSS CA0 VDDQ vssq **NAND NAND** VDDQ VDD1 vss NC VSS vssq VDDQ DQ22 vssq Supply **NAND** DNU NC NC VDD1 DQ16 DQ18 DQ21 DNU w w Ground DNU DNU DNU DNU



7

## 4-3. MCP Package Pin Configuration (162-ball FBGA, Top View)

Top View (Ball Down) Pin Configuration - 162Ball MCP(X16/X16) DNU DNU WP# CLE VCCn 104 107 VCCn DNU DNU 1015 DNU DNU 1011 ALE RE# 105 1014 VCCn В 1010 101 103 WE# RB# 106 c С CE# 108 100 102 1012 1013 D D 109 NC VDD2 VDD1 NC NC NC DNU Ε VDD1 VSS NC VSS VDDQ vssq VDDQ vssq NC VDD2 VDDQ NC vss ZQ NC NC NC vssq G G VSSCA CA9 CA8 NC NC NC DQ15 VDDQ vssq н н DQ11 VDDCA CA6 CA7 vssq DQ13 DQ14 DQ12 VDDQ DQ9 /REFC DQ10 VDD2 CA5 DQS1# DQS1 DQ8 vssq VSS VDDCA CK# DM1 VDDQ vssq VDDQ VDD2 VSS **VREFD** VSSCA NC CK CKE NC NC DM0 VDDQ LPDDR2 LPDDR2 CS# NC NC DQS0# DQS0 DQ5 DQ6 DQ7 vssq Supply LPDDR2 CA4 CA3 CA2 DQ4 DQ2 DQ1 DQ3 VDDQ vssq Ground VSSCA VDDCA CA1 NC NC NC DQ0 VDDQ vssq VDD2 VSS CA0 VDDQ NC NC NC NC vssq **NAND** U NAND VDDQ VDD1 vss NC VSS vssq VDDQ NC vssq Supply **NAND** DNU NC NC VDD1 NC NC NC DNU w w Ground DNU DNU DNU DNU




7

## 4-4. MCP Package Pin Configuration (162-ball FBGA, Top View)

Top View (Ball Down) Pin Configuration - 162Ball MCP(X8/X16) DNU DNU WP# CLE VCCn 104 107 VCCn DNU DNU DNU ALE RE# 105 DNU NC В NC 101 103 WE# RB# 106 c c NC 100 102 CE# NC NC D D NC NC VDD2 VDD1 NC NC NC DNU Ε VDD1 vss NC VSS VDDQ vssq VDDQ vssq NC VDD2 VDDQ ZQ NC NC NC NC vssq G G VSSCA CA9 CA8 NC NC NC DQ15 VDDQ vssq н н DQ11 VDDCA CA6 CA7 vssq DQ13 DQ14 DQ12 VDDQ DQ9 VDD2 CA5 /REFC DQS1# DQS1 DQ10 DQ8 vssq VDDCA CK# VDDQ VSS DM1 vssq VDDQ VDD2 VSS **VREFD** VSSCA NC CK CKE NC NC DM0 VDDQ LPDDR2 LPDDR2 CS# NC NC DQS0# DQS0 DQ5 DQ6 DQ7 vssq Supply LPDDR2 CA4 CA3 CA2 DQ4 DQ2 DQ1 DQ3 VDDQ vssq Ground VSSCA VDDCA CA1 NC NC NC DQ0 VDDQ vssq VDD2 VSS CA0 VDDQ NC NC NC NC vssq **NAND** U **NAND** VDDQ VDD1 vss NC VSS vssq VDDQ NC vssq Supply **NAND** DNU NC NC VDD1 NC NC NC DNU w w Ground DNU DNU DNU DNU 7





## 5-1. Package Dimension (11.5mm x 13.0mm) - 162Ball FBGA






## 5-2. Package Dimension (8.0mm x 10.5mm) - 162Ball FBGA







- NOTE:
- 1. ALL DIMENSION ARE IN MILLIMETERS.
- 2. \( \times \) POST REFLOW SOLDER BALL DIAMETER. (Pre Reflow Diameter: 0.30\( \pm 0.02 \))
- 3. A TOLERANCE INCLUDES WARPAGE.

# FMND4GXXX3B

**3V/1.8V, x8/x16 4G-BIT NAND FLASH** 



#### **FEATURES**

- x8/x16 I/O BUS
- NAND Interface
- ADDRESS / DATAMultiplexing
- SUPPLY VOLTAGE
- — VCC = 1.8/2.7/3.3 Volt core supply voltage for Program, Erase and Read operations
- PAGE READ / PROGRAM
- x8: (2048+64 spare) byte
- x16: (1024+32 spare) word page
- Synchronous Page Read Operation
- Random access: 25us Max)Serial access: 45ns (1.8V)

25ns (2.7/3.0V)

— Page program time : 200us (Typ)

- PAGE COPY BACK
- Fast data copy without external buffering
- CACHE PROGRAM
- $\boldsymbol{-}$  Internal buffer to improve the program throughput

- READ CACHE
- LEGACY/ONFI 1.0 COMMAND SET
- FAST BLOCK ERASE
- --Block size :

x8: (128K + 4K) bytes x16: (64K + 2K) words

--Block erase time : 2ms (Typ)

- MEMORY CELLARRAY
- x8 : (2K + 64) bytes x 64 pages x 4096 blocks
- x16: (1K + 32) words x 64 pages x 4096 blocks
- ELECTRONIC SIGNATURE
- Manufacturer Code
- Device Code
- STATUS REGISTER
- HARDWARE DATA PROTECTION
- DATA RETENTION
- 100K Program / Erase cycles
- Data retention: 10 Years(4bit/512byte ECC)



## 1 SUMMARY DESCRIPTION

FMND4GXXX3B is a 512Mx8bit with spare 16Mx8 (x8), 256Mx16bit with spare 8Mx16(x16) bit capacity. The device is offered in 3.3/1.8 Vcc Power Supply, and with x8 and x16 I/O interface.

The memory is divided into blocks that can be erased independently so it is possible to preserve valid data while old data is erased.

The device contains 4096 blocks, composed by 64 pages consisting in two NAND structures of 32 series connected Flash cells.

Memory array is split into 2 planes, each of them consisting of 2048 blocks.

Program operation allows the 2112-byte page writing in typical 200us and an erase operation can be performed in typical 2 ms on a 128K-byte block.

In addition to this, thanks to multi-plane architecture, it is possible to program 2 pages at a time (one per each plane) or to erase 2 blocks at a time (again, one per each plane).

Data in the page can be read out at 25ns cycle time per word (2.7/3V version), and at 45ns cycle time per word (1.8V version). The I/O pins serve as the ports for address and data input/output as well as command input. This interface allows a reduced pin count and easy migration towards different densities, without any rearrangement of footprint. Commands, Data and Addresses are synchronously introduced using CE#, WE#, ALE and CLE input pin.

The on-chip Program/Erase Controller automates all program and erase functions including pulse repetition, where required, and internal verification and margining of data. The modify operations can be locked using the WP# input pin. This device supports ONFI 1.0 specification.

The output pin RB# (open drain buffer) signals the status of the device during each operation. In a system with multiple memories the RB# pins can be connected all together to provide a global status signal.

The FMND4GXXX3B is available in the following packages: 48 - TSOP1 12 x 20 mm package, FBGA63 9 x 11 mm.

#### 1.1 Product List

PART NUMBER	ORGANIZATION	VCC RANGE	PACKAGE
FMND4G08S3B	X8	1.7 – 1.95 Volt	VFBGA, TSOP
FMND4G16S3B	X16	1.7 – 1.95 Volt	VFBGA, TSOP
FMND4G08L3B	X8	2.5 – 3.0 Volt	VFBGA, TSOP
FMND4G16L3B	X16	2.5 – 3.0 Volt	VFBGA, TSOP
FMND4G08U3B	X8	2.7 – 3.6 Volt	VFBGA, TSOP
FMND4G16U3B	X16	2.7 – 3.6 Volt	VFBGA, TSOP






Figure 1: Logic Diagram

DQ7 - DQ0	Data Input / Outputs (x8/x16)
DQ15 – DQ8	Data Input / Outputs (x16)
CLE	Command latch enable
ALE	Address latch enable
CE#	Chip Enable
RE#	Read Enable
WE#	Write Enable
WP#	Write Protect
RB#	Ready / Busy
Vcc	Power supply
Vss	Ground
NC	No Connection

Table 1: signal names



## 1.2 Pin description

Pin Name	Description
DQ0-DQ7(x8) DQ0-D Q15(x16)	DATA INPUTS/OUTPUTS  The DQ pins allow to input command, address and data and to output data during read / program operations. The inputs are latched on the rising edge of Write Enable (WE#). The I/O buffer float to High-Z when the device is deselected or the outputs are disabled.
CLE	COMMAND LATCH ENABLE  This input activates the latching of the DQ inputs inside the Command Register on the Rising edge of Write Enable (WE#).
ALE	ADDRESS LATCH ENABLE  This input activates the latching of the DQ inputs inside the Command Register on the Rising edge of Write Enable (WE#).
CE#	CHIP ENABLE  This input controls the selection of the device. When the device is busy CE# low does not deselect the memory.
WE#	WRITE ENABLE  This input acts as clock to latch Command, Address and Data. The DQ inputs are latched on the rise edge of WE#.
RE#	READ ENABLE  The RE# input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid $t_{\text{REA}}$ after the falling edge of RE# which also increments the internal column address counter by one.
WP#	WRITE PROTECT The WP# pin, when Low, provides an Hardware protection against undesired modify (program / erase) operations.
RB#	READY BUSY The Ready/Busy output is an Open Drain pin that signals the state of the memory.
V <sub>cc</sub>	SUPPLY VOLTAGE  The VCC supplies the power for all the operations (Read, Write, Erase). An internal lock circuit prevent the insertion of Commands when $V_{CC}$ is less than $V_{LKO}$
V <sub>SS</sub>	GROUND
NC / DNU	NOT CONNECTED / DON' T USE

#### Table 2 : pin description

## Notes:

1. A  $0.1~\mu F$  capacitor should be connected between the VCC Supply Voltage pin and the VSS Ground pin to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during program and erase operations.



## 1.3 Functional block diagram




Figure 2: block description

## 1.4 Address role

	DQ0	DQ1	DQ2	DQ3	DQ4	DQ5	DQ6	DQ7
1 <sup>st</sup> Cycle	A0	A1	A2	A3	A4	A5	A6	A7
2 <sup>nd</sup> Cycle	A8	A9	A10	A11	0	0	0	0
3 <sup>rd</sup> Cycle	A12	A13	A14	A15	A16	A17	A18	A19
4 <sup>th</sup> Cycle	A20	A21	A22	A23	A24	A25	A26	A27
5 <sup>th</sup> Cycle (*)	A28	A29	A30	0	0	0	0	0

Table 3: Address Cycle Map (x8)

(\*): A30 for 8Gbit DDP.

A0 – A11 : byte (column) address in the page A12 – A17 : page address in the block A18 : plane address (for multi-plane operations) / block address (for normal operations) A19 – A30 : block address

	DQ0	DQ1	DQ2	DQ3	DQ4	DQ5	DQ6	DQ7
1 <sup>st</sup> Cycle	A0	A1	A2	A3	A4	A5	A6	A7
2 <sup>nd</sup> Cycle	A8	A9	A10	0	0	0	0	0
3 <sup>rd</sup> Cycle	A11	A12	A13	A14	A15	A16	A17	A18
4 <sup>th</sup> Cycle	A19	A20	A21	A22	A23	A24	A25	A26
5 <sup>th</sup> Cycle (*)	A27	A28	A29	0	0	0	0	0

Table 4: Address cycle Map (x16)

(\*): A29 for 8Gbit DDP.

A0-A10: word (column) address in the page A11-A16: page address in the block A17: plane address (for multi-plane operations) / block address (for normal operations)

A18 - A29 : block address



## 1.5 Command Set

FUNCTION	1 <sup>st</sup> CYCLE	2 <sup>nd</sup> C YCLE	3 <sup>rd</sup> C	4 <sup>th</sup> C YCLE	Acceptable co mmand during busy
READ	00h	30h	-	-	
READ FOR COPY-BACK	00h	35h	-	-	
READ ID	90h	-	-	-	
RESET	FFh	-	-	-	Yes
PAGE PGM (start) / CACHE PGM (end)	80h	10h	-	-	
CACHE PGM (Start/continue)	80h	15h	-	-	
COPY BACK PGM	85h	10h	-	-	
LEGACY MULTI PLANE PROGRAM	80h	11h	81h	10h	
ONFI MULTIPLANE PROGRAM	80h	11h	80h	10h	
LEGACY MULTIPLANE CACHE PGM (start/cont)	80h	11h	81h	15h	
ONFI MULTIPLANE CACHE PGM (start/cont)	80h	11h	80h	15h	
LEGACY MULTIPLANE CACHE PGM (end)	80h	11h	81h	10h	
ONFI MULTIPLANE CACHE PGM (end)	80h	11h	80h	10h	
LEGACY MULTI PLANE COPY BACK PROGRAM	85h	11h	81h	10h	
ONFI MULTIPLANE COPYBACK PGM	85h	11h	85h	10h	
BLOCK ERASE	60h	D0h	-	-	
LEGACY MULTI PLANE BLOCK ERASE	60h	60h	D0h	-	
ONFI MULTIPLANE BLOCK ERASE	60h	D1h	60h	D0h	
READ STATUS REGISTER	70h	-	-	-	Yes
READ STATUS ENHANCED	78h				Yes
RANDOM DATA INPUT	85h	-	-	-	
RANDOM DATA OUTPUT	05h	E0h	-	-	
READ CACHE (SEQUENTIAL)	31h				
READ CACHE ENHANCED (RANDOM)	00h	31h	-	-	
READ CACHE END	3Fh	-	-	-	
READ PARAMETER PAGE	ECh				
EXTENDED READ STATUS	F2h/F3h	-	-	-	Yes

Table 5: Command Set

CLE	ALE	CE#	WE#	RE#	WP#		MODE	
Н	L	L	Rising	Н	Х	Read Mode	Command Input	
L	Н	L	Rising	Н	Χ	Read Mode	Address Input	
Н	L	L	Rising	Н	Н	Write Mode	Command Input	
L	Н	L	Rising	Н	Н	write widde	Address Input	
L	L	L	Rising	Н	Н	Data Input		
L	L	L <sup>(1)</sup>	Н	Falling	Х	Data Output (on §	going)	
Х	Х	L <sup>(1)</sup>	Н	Н	Х	Data Output (sus	pended) <sup>(2)</sup>	
L	L	L	Н	Н	Χ	Busy time in Read		
Х	Х	Х	Х	Х	Н	Busy time in Program		
Х	Х	Х	Х	Х	Н	Busy time in Erase		
Х	Х	Х	Χ	Х	L	Write Protect		
Х	Х	Н	Χ	Х	0V / V <sub>cc</sub>	Stand By		

Table 6 : Mode Selection



## **2 BUS OPERATION**

#### 2.1 Command Input.

Command Input bus operation is used to give a command to the memory device. Command are accepted with Chip Enable low, Command Latch Enable High, Address Latch Enable low and Read Enable High and latched on the rising edge of Write Enable. Moreover for commands that starts a modify operation (write/erase) the Write Protect pin must be high. See Figure 3 and Table 20 for details of the timings requirements. Command codes are always applied on IO<7:0>, disregarding the bus configuration (X8/X16).

## 2.2 Address Input.

Address Input bus operation allows the insertion of the memory address. Addresses are accepted with Chip Enable low, Address Latch Enable High, Command Latch Enable low and Read Enable High and latched on the rising edge of Write Enable. Moreover for commands that starts a modify operation (write/erase) the Write Protect pin must be high. See Figure 4 and Table 20 for details of the timings requirements. Addresses are always applied on IO<7:0>, disregarding the bus configuration (X8/X16).

#### 2.3 Data Input.

Data Input bus operation allows to feed to the device the data to be programmed. The data insertion is serially and timed by the Write Enable cycles. Data are accepted only with Chip Enable low, Address Latch Enable low, Command Latch Enable low, Read Enable High, and Write Protect High and latched on the rising edge of Write Enable. See Figure 5 and Table 20 for details of the timings requirements.

#### 2.4 Data Output.

Data Output bus operation allows to read data from the memory array and to check the status register content, the lock status and the ID data. Data can be serially shifted out toggling the Read Enable pin with Chip Enable low, Write Enable High, Address Latch Enable low, and Command Latch Enable low. See Figure 6,7,8 and Table 20 for details of the timings requirements.

#### 2.5 Write Protect.

Hardware Write Protection is activated when the Write Protect pin is low. In this condition modify operation do not start and the content of the memory is not altered. Write Protect pin is not latched by Write Enable to ensure the protection even during the power up.

## 2.6 Standby.

In Standby the device is deselected, outputs are disabled and Power Consumption reduced.



#### 3 DEVICE OPERATION

#### 3.1 Page Read.

Upon initial device power up, the device defaults to Read mode. This operation is also initiated by writing 00h and 30h to the command register along with 5 address cycles. In two consecutive read operations, the second one does need 00h command, which four address cycles and 30h command initiates that operation. Second read operation always requires setup command if first read operation was executed using also random data out command.

Two types of operations are available: random read, serial page read. The random read mode is enabled when the page address is changed. The 2112 bytes (X8 device) or 1056 words (X16 device) of data within the selected page are transferred to the data registers in less than 25us(tR). The system controller may detect the completion of this data transfer (tR) by analyzing the output of R/B pin. Once the data in a page is loaded into the data registers, they may be read out in 25ns cycle time (3V version) or 45ns cycle time (1.8V version) by sequentially pulsing RE#. The repetitive high to low transitions of the RE# clock make the device output the data starting from the selected column address up to the last column address.

The device may output random data in a page instead of the consecutive sequential data by writing random data output command.

The column address of next data, which is going to be out, may be changed to the address which follows random data output command.

Random data output can be operated multiple times regardless of how many times it is done in a page.

After power up, device is in read mode so 00h command cycle is not necessary to start a read operation. Any operation other than read or random data output causes device to exit read mode.

Check Figure 10,11,12 as references.

#### 3.2 Read Cache

The Read Cache function permits a page to be read from the page register while another page is simultaneously read from the Flash array. A Read Page command, as defined in 3.1, shall be issued prior to the initial sequential or random Read Cache command in a read cache sequence.

The Read Cache function may be issued after the Read function is complete (SR[6] is set to one). The host may enter the address of the next page to be read from the Flash array. Data output always begins at column address 00h. If the host does not enter an address to retrieve, the next sequential page is read. When the Read Cache function is issued, SR[6] is cleared to zero (busy). After the operation is begun SR[6] is set to one (ready) and the host may begin to read the data from the previous Read or Read Cache function. Issuing an additional Read Cache function copies the data most recently read from the array into the page register. When no more pages are to be read, the final page is copied into the page register by issuing the 3Fh command. The host may begin to read data from the page register when SR[6] is set to one (ready). When the 31h and 3Fh commands are issued, SR[6] shall be cleared to zero (busy) until the page has finished being copied from the Flash array. The host shall not issue a sequential Read Cache (31h) command after the last page of the device is read.

Figure 13 defines the Read Cache behavior and timings for the beginning of the cache operations subsequent to a Read command being issued. SR[6] conveys whether the next selected page can be read from the page register. Figure 14 defines the Read Cache behavior and timings for the end of cache operation.

#### 3.3 Page Program.

The device is programmed basically by page, but it does allow multiple partial page programming of a word or consecutive bytes up to 2112 (X8 device) or words up to 1056 (X16 device), in a single page program cycle.

A page program cycle consists of a serial data loading period in which up to 2112 bytes (X8 device) or 1056 words (X16 device) of data may be loaded into the data register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate cell.

The serial data loading period begins by inputting the Serial Data Input command (80h), followed by 5 cycle address inputs and then serial data. The words other than those to be programmed do not need to be loaded. The device supports random data input in a page. The column address of next data, which will be entered, may be changed to the address which follows random data input command (85h). Random data input may be operated multiple times regardless of how many times it is done in a page.



The Page Program confirm command (10h) initiates the programming process. The internal write state controller automatically executes the algorithms and timings necessary for program and verify, thereby freeing the system controller for other tasks. Once the program process starts, the Read Status Register command may be entered to read the status register. The system controller can detect the completion of a program cycle by monitoring the RB# output, or the Status bit (I/O 6) of the Status Register. Only the Read Status command and Reset command are valid while programming is in progress. When the Page Program is complete, the Write Status Bit (I/O 0) may be checked. The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in Read Status command mode until another valid command is written to the command register. Figure 15,16 detail the sequence.

#### 3.4 Multiple plane program

Device supports multiple plane program: it is possible to program 2 pages in parallel, one per each plane. A multiple plane program cycle consists of a double serial data loading period in which up to 4224bytes of data may be loaded into the data register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate cell. The serial data loading period begins with inputting the Serial Data Input command (80h), followed by the 5 cycle address inputs and serial data for the 1st page. Address for this page must be in the 1st plane (A<18>=0). The device supports random data input exactly same as in the case of page program operation. The Dummy Page Program Confirm command (11h) stops 1st page data input and devices becomes busy for a short time (tDBSY). Once it has become ready again, either the "81h" or "80h" command must be issued, followed by 2nd page address (5 cycles) and its serial data input. Address for this page must be in the 2nd plane (A<18>=1). Program Confirm command (10h) makes parallel programming of both pages to start. Figure 17 details this sequences.

User can check operation status by monitoring RB# pin or reading status register commands (70h or 78h), as if it were a normal page program; read status register command is also available during Dummy Busy time (tDBSY). In case of fail in any of 1st and 2nd page program, fail bit of status register will be set; however, in order to know which page failed, ONFI 1.0 "read status enhanced" command must be issued Refer to section 3.12 for further info.

#### 3.5 Copy-Back Program.

The copy-back program is configured to quickly and efficiently rewrite data stored in one page without utilizing an external memory. Since the time-consuming cycles of serial access and re-loading cycles are removed, the system performance is improved. The benefit is especially obvious when a portion of a block is updated and the rest of the block is also needed to be copied to the newly assigned free block. The operation for performing a copy-back program is a sequential execution of page-read without serial access and copying-program with the address of destination page. A read operation with "35h" command and the address of the source page moves the whole 2112byte (X8 device) or 1056word (X16 device) data into the internal data buffer. As soon as the device returns to Ready state, optional data read-out is allowed by toggling RE#, or Copy Back command (85h) with the address cycles of destination page may be written. The Program Confirm command (10h) is required to actually begin the programming operation. Data input cycle for modifying a portion or multiple distant portions of the source page is allowed as shown in Figure 18.

Figure 21 shows the command sequence for the multi plane cache program operation for the two protocols.

## 3.6 Multiple plane copy back Program

As for page program, device supports Multi-plane copy back program with exactly same sequence and limitations.

Multi plane copy back program must be preceded by 2 single page read for copy back command sequences (1st page must be read from the 1st plane and 2nd page from the 2nd plane).

Multi-plane copy back cannot cross plane boundaries: the contents of the source page of one device plane can be copied only to a destination page of the same plane.

It is represented in Figure 19.

## 3.7 Cache Program

Cache Program is an extension of the standard page program which is executed with two 2112 bytes(x8 device) or 1056 words(x16 device) registers, the data and the cache register.



In short, the cache program allows data insertion for one page while program of another page is under execution. Cache program is available only within a block.

After the serial data input command (80h) is loaded to the command register, followed by 5 cycles of address, a full or partial page of data is latched into the cache register.

Once the cache write command (15h) is loaded to the command register, the data in the cache register is transferred into the data register for cell programming. At this time the device remains in Busy state for a short time (tPCBSY). After all data of the cache register are transferred into the data register, the device returns to the Ready state, and allows loading the next data into the cache register through another cache program command sequence (80h-15h).

The busy time following the first sequence 80h - 15h equals the time needed to transfer the data of cache register to the data register. Cell programming of the data of data register and loading of the next data into the cache register is consequently processed through a pipeline model.

In case of any subsequent sequence 80h – 15h, transfer from the cache register to the data register is held off until cell programming of current data register contents is complete; till this moment the device will stay in a busy state (tPCBSY).

Read Status commands (70h) may be issued to check the status of the different registers, and the pass/fail status of the cached program operations. It is represented in Figure 20. More in detail:

the Cache-Busy status bit I/O<6> indicates when the cache register is ready to accept new data.

the status bit I/O<5> can be used to determine when the cell programming of the current data register contents is complete

the cache program error bit I/O<1> can be used to identify if the previous page (page N-1) has been successfully programmed or not in cache program operation. The latter can be polled upon I/O<6> status bit changing to "1" . the error bit I/O<0> is used to identify if any error has been detected by the program / erase controller while programming page N. The latter can be polled upon I/O<5> status bit changing to "1".

If the system monitors the progress of the operation only with R/B#, the last page of the target program sequence must be programmed with Page Program Confirm command (10h). If the Cache Program command (15h) is used instead, the status bit I/O<5> must be polled to find out if the last programming is finished before starting any other operation.

#### 3.8 Multi-plane Cache Program

I/O<1> may be read together with I/O<0>.

The device supports multi-plane cache program, which enables high program throughput by programming two pages in parallel while exploiting the data and cache registers of both planes to implement cache.

The device supports both the Legacy and ONFI 1.0 command sets.

#### The command sequence can be summarized as follows:

Serial Data Input command (80h), followed by the five cycle address inputs and then serial data for the 1st page. Address for this page must be within 1st plane (A<18>=0). The data of 1st page other than those to be programmed do not need to be loaded. The device supports random data input exactly like page program operation.

The Dummy Page Program Confirm command (11h) stops 1st page data input and the device becomes busy for a short time (tDBSY).

Once device returns to ready again, 81h (or 80h) command must be issued, followed by 2nd page address (5 cycles) and its serial data input. Address for this page must be within 2nd plane (A<18>=1). The data of 2nd page other than those to be programmed do not need to be loaded.

Cache Program confirm command (15h) Once the cache write command (15h) is loaded to the command register, the data in the cache registers is transferred into the data registers for cell programming. At this time the device remains in Busy state for a short time (tPCBSY). After all data of the cache registers are transferred into the data registers, the device returns to the Ready state, and allows loading the next data into the cache register through another cache program command sequence.

The sequence 80h-...- 11h...-...81h...-...15h (or the corresponding ONFI 80h-...- 11h...-...80h...-...15h) can be iterated, and any new time the device will be busy for a for the tPCBSY time needed to complete cell programming of current data registers contents, and transfer from cache registers can be allowed.

The sequence to end multi-plane cache program is 80h-...- 11h...-...81h...-...10h (or 80h-...- 11h...-...80h...-...10h for the ONFI 1.0 case) .

Figure 21 shows the command sequence for the multi plane cache program operation for the two protocols.



Multi-plane Cache program is available only within two paired blocks belonging to the two planes..

User can check operation status by R/B# pin or read status register commands (70h or 78h)

If user opts for 70h, Status register read will provide a "global" information about the operation in the two planes. More in detail:

I/O<6> indicates when both cache registers are ready to accept new data.

I/O<5> indicates when the cell programming of the current data registers is complete

I/O<1> identifies if the previous pages in both planes (pages N-1) have been successfully programmed or not. The latter can be polled upon I/O<6> status bit changing to "1".

I/O<0> identifies if any error has been detected by the program / erase controller while programming the two pages N. The latter can be polled upon I/O<5> status bit changing to "1".

See Table 7 for more details

If the system monitors the progress of the operation only with R/B#, the last pages of the target program sequence must be programmed with Page Program Confirm command (10h). If the Cache Program command (15h) is used instead, the status bit I/O<5> must be polled to find out if the last programming is finished before starting any other operation.

#### 3.9 Block Erase.

The Erase operation is done on a block basis. Block address loading is accomplished in 3 cycles initiated by an Erase Setup command (60h). The Erase Confirm command (D0h) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions.

At the rising edge of WE# after the erase confirm command input, the internal write controller handles erase and erase-verify.

Once the erase process starts, the Read Status Register command may be entered to read the status register. The system controller can detect the completion of an erase by monitoring the RB# output, or the Status bit (I/O 6) of the Status Register. Only the Read Status command and Reset command are valid while erasing is in progress. When the erase operation is completed, the Write Status Bit (I/O 0) may be checked.
Figure 22 Figure details the sequence.

#### 3.10 Multiple plane Erase

Multiple plane erase, allows parallel erase of two blocks in parallel, one per each memory plane. Two different command sequences are allowed in these case, Legacy and ONFI 1.0.

In case of Legacy, Block erase setup command (60h) must be repeated two times, followed by 1st and 2nd block address respectively (3 cycles each). As for block erase, D0h command makes embedded operation to start. In this case, multiplane erase does not need any Dummy Busy Time between 1st and 2nd block insertion. See Figure 23 for details.

As an alternative, the ONFI 1.0 multiplane command protocol can be used, with 60h erase setup followed by 1st block address and D1h first confirm, 60h erase setup followed by 2nd block address and D0h (multiplane confirm). Between the two block-related sequences, a short busy time TIEBSY will occur. See Table 19 and Figure 24 for details. Address limitation required for multiple plane program applies also to multiple plane erase. Also operation progress can be checked like in the multiple plane program through Read Status Register, or ONFI 1.0 Read Status Enhanced.

#### 3.11 Read Status Register.

The device contains a Status Register which may be read to find out whether read, program or erase operation is completed, and whether the program or erase operation is completed successfully. After writing 70h command to the command register, a read cycle outputs the content of the Status Register to the I/O pins on the falling edge of CE# or RE#, whichever occurs last. This two line control allows the system to poll the progress of each device in multiple memory connections even when RB# pins are common-wired. RE# or CE# does not need to be toggled for updated status. Refer to Table 7 for specific Status Register definitions, and Figure 8 for specific timings



requirements. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, the read command (00h) should be given before starting read cycles.

#### 3.12 Read Status Enhanced

Read Status Enhanced is an additional feature used to retrieve the status value for a previous operation in the following cases:

on a specific die of a multi-dice stack configurations (single CE#), in case of concurrent operations

on a specific plane in case of multi-plane operations in the same die. .

Figure 9 defines the Read Status Enhanced behavior and timings. The plane and die address must be specified in the command sequence in order to retrieve the status of the die and the plane of interest.

Refer to Table 7 for specific Status Register definition. The command register remains in Status Read mode until further commands are issued.

## 3.13 Read Status Register field definition

Table 7 below lists the meaning of each bit of Read Status Register and Read Status Enhanced

10	Page Program	Block Erase	Read	Cache Read	Cache Program/Cache reprogram	CODING
0	Pass / Fail	Pass / Fail	NA	NA	Pass/Fail	N page Pass: '0' Fail: '1'
1	NA	NA	NA	NA	Pass/Fail	N-1page Pass: '0' Fail: '1'
2	NA	NA	NA	NA	NA	-
3	NA	NA	NA	NA	NA	-
4	NA	NA	NA	NA	NA	-
5	Ready/Busy	Ready/Busy	Ready/Busy	Ready/Busy	Ready/Busy	Active: '0' Idle: '1'
6	Ready/Busy	Ready/Busy	Ready/Busy	Ready/Busy	Ready/Busy	Data cache Read/Busy Bus y: '0' Ready:' 1'
7	Write Protect	Write Protect	Write Protet	Write Protect	Write Protect	Protected: '0' Not Protected: '1'

Table 7: Status Register Coding



#### 3.14 Read ID.

The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h.

DENSITY	ORG.	VCC	1 <sup>st</sup>	2 <sup>nd</sup>	3 <sup>rd</sup>	4 <sup>th (1)</sup>	5 <sup>th</sup>
4Gbit	Х8	3.0V	F8h	DCh	90h	95h	46h
	X16	3.0V	00F8h	CCh	90h	D5h	46h
	X8	1.8V	F8h	ACh	90h	15h	46h
	X16	1.8V	00F8h	BCh	90h	55h	46h

Table 8: Read ID for supported configurations

DEVICE IDENTIFIER BYTE	DESCRIPTION
1 <sup>st</sup>	Manufacturer Code
2 <sup>nd</sup>	Device Identifier
3 <sup>rd</sup>	Internal chip number, cell type,
4 <sup>th</sup>	Page Size, Block Size, Spare Size, Organization
5 <sup>th</sup>	Multiplane information

Table 9: Read ID bytes meaning

	Description	DQ7	DQ6	DQ5-4	DQ3-2	DQ1-0
	1					0 0
Internal Chip Number	2					01
miterial emp Number	4					10
	8					11
Coll Type	2 Level Cell				0 0	
Cell Type	4 Level Cell				01	
	8 Level Cell				10	
	16 Level Cell				11	
No. of Street to the street to	1			0 0		
Number of simultaneously progra	2			01		
mmed pages	4			10		
	8			11		
Interleaved program between	Not Supported		0			
multiple dice	Supported		1			
Cacha Dragram	Not Supported	0				
Cache Program	Supported	1				

Table 10: 3<sup>rd</sup> byte of Device Identifier Description



	Description	DQ7	DQ6	DQ5-4	DQ3	DQ2	DQ1-0
	1KB						0 0
Page Size	2KB						01
(Without Spare Area)	4KB						10
	8KB						11
Spare Area Size (Byte / 512 B	8					0	
yte)	16					1	
	64KB			00			
Block Size	128KB			01			
(Without Spare Area)	256KB			10			
	512KB			11			
Organization	X8		0				
Organization	X16		1				
Serial Access Time	50ns/45ns	0			0		
Jenai Access Time	25ns	1			0		
	Reserved	0			1		
	Reserved	1			1		

Table 11: 4<sup>th</sup> Byte of Device Identifier Description

	Description	DQ7	DQ6-4	DQ3-2	DQ1-0
	1bit/512Byte				0 0
ECC Level	2bit/512Byte				0 1
200 2000.	4bit/512Byte				10
	8bit/512Byte				11
	1			0 0	
Plane Number	2			0 1	
Trane Number	4			10	
	8			11	
	128Mb		000		
	256Mb		001		
	512Mb		010		
Plane Size	1Gb		011		
(Without Spare Area)	2Gb		100		
	4Gb		101		
	8Gb		110		
	16Gb		111		
Reserved		0			

To retrieve the ONFI signature, the command 90h together with an address of 20h shall be entered (i.e. it is not valid to enter an address of 00h and read 36 bytes to get the ONFI signature). The ONFI signature is the ASCII encoding of 'ONFI' where 'O' = 4Fh, 'N' = 4Eh, 'F' = 46h, and 'I' = 49h. Reading beyond four bytes yields indeterminate values. Figure 26 shows the operation sequence .

#### 3.15 Reset.

The device offers a reset feature, executed by writing FFh to the command register. When the device is in Busy state during random read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value E0h when WP# is high. Refer to Table 7 for device status after reset operation. If the device is already in reset state a new reset command will not be accepted by the command register. The RB# pin transitions to low for tRST after the Reset command is written (see Figure 27).



#### 3.16 Read Parameter Page

The Read Parameter Page function retrieves the data structure that describes the chip's organization, features, timings and other behavioral parameters. Figure 28 defines the Read Parameter Page behavior.

Values in the parameter page are static and shall not change. The host is not required to read the parameter page after power management events.

The Change Read Column command can be issued during execution of the Read Parameter Page to read specific portions of the parameter page.

Read Status may be used to check the status of Read Parameter Page during execution. After completion of the Read Status command, 00h shall be issued by the host on the command line to continue with the data output flow for the Read Parameter Page command.

Read Status Enhanced shall not be used during execution of the Read Parameter Page command.

#### 3.17 Parameter Page Data Structure Definition

Table 13 defines the parameter page data structure. For parameters that span multiple bytes, the least significant byte of the parameter corresponds to the first byte.

Values are reported in the parameter page in units of bytes when referring to items related to the size of data access (as in an 8-bit data access device). For example, the chip will return how many data bytes are in a page.

For a device that supports 16-bit data access, the host is required to convert byte values to word values for its use. Unused fields should be cleared to 0h.

For more detailed information about Parameter Page Data bits, refer to ONFI Specification 1.0 section 5.4.1

Byte	O/M	Description
	Revision inf	ormation and features block
0-3	M	Parameter page signature
		Byte 0: 4Fh, "O"
		Byte 1: 4Eh, "N"
		Byte 2: 46h, "F"
		Byte 3: 49h, "I"
4-5	M	Revision number
		2-15 Reserved (0)
		1 1 = supports ONFI version 1.0
		0 Reserved (0)
6-7	M	Features supported
		5-15 Reserved (0)
		4 1 = supports odd to even page Copyback
		3 1 = supports interleaved operations
		2 1 = supports non-sequential page programming
		1 1 = supports multiple LUN operations
		0 1 = supports 16-bit data bus width
8-9	M	Optional commands supported
		6-15 Reserved (0)
		5 1 = supports Read Unique ID
		4 1 = supports Copyback
		3 1 = supports Read Status Enhanced
		2 1 = supports Get Features and Set Features
		1 1 = supports Read Cache 20ntegrit
10-31		0 1 = supports Page Cache Program command Reserved (0)
10-31		Reserved (U)
		and the second translation of
32-43	M	er information block  Device manufacturer (12 ASCII characters)
44-63	M	Device model (20 ASCII characters)
64	M	JEDEC manufacturer ID
65-66	0	Date code
67-79		Reserved (0)
07.73		neserved (o)
	Memory or	ganization block
80-83	M	Number of data bytes per page
84-85	M	Number of spare bytes per page
86-89	М	Number of data bytes per partial page
90-91	М	Number of spare bytes per partial page
-		



Byte	O/M	Description
92-95	M	Number of pages per block
96-99	М	Number of blocks per logical unit (LUN)
100	М	Number of logical units (LUNs)
101	М	Number of address cycles
		4-7 Column address cycles
		0-3 Row address cycles
102		Number of hits nor call
102	M	Number of bits per cell
103-104 105-106	M	Bad blocks maximum per LUN Block endurance
107	M	Guaranteed valid blocks at beginning of target
108-109	M	Block endurance for guaranteed valid blocks
110	M	Number of programs per page
111	M	Partial programming attributes
		5-7 Reserved
		4 1 = partial page layout is partial page data followed by partial page spare
		1-3 Reserved
		0 1 = partial page programming has constraints
112	М	Number of bits ECC correctability
113	М	Number of interleaved address bits
		4-7 Reserved (0)
		0-3 Number of interleaved address bits
114	0	Interleaved operation attributes
114		4-7 Reserved (0)
		3 Address restrictions for program cache
		2 1 = program cache supported
		1 1 = no block address restrictions
		O Overlapped / concurrent interleaving support
115-127		Reserved (0)
	Electrical para	meters block
128	М	I/O pin capacitance
129-130	М	Timing mode support
		6-15 Reserved (0)
		5 1 = supports timing mode 5
		4 1 = supports timing mode 4
		3 1 = supports timing mode 3 2 1 = supports timing mode 2
		1 1 = supports timing mode 1
		0 1 = supports timing mode 0, shall be 1
131-132	0	Program cache timing mode support
		6-15 Reserved (0)
		5 1 = supports timing mode 5
		4 1 = supports timing mode 4
		3 1 = supports timing mode 3 2 1 = supports timing mode 2
		1 1 = supports timing mode 1
		0 1 = supports timing mode 0
133-134	М	t <sub>PROG</sub> Maximum page program time (μs)
135-136	М	t <sub>BERS</sub> Maximum block erase time (µs)
	M	***
137-138	IVI	t <sub>R</sub> Maximum page read time (μs)
139-163		Reserved (0)
	Vendor block	
164-165	M	Vendor specific Revision number
166-253		Vendor specific
254-255	M	Integrity CRC
-0.1-00		
	Redundant Pa	rameter Pages
256-511	Redundant Pa M	Value of bytes 0-255
256-511 512-767	M M	Value of bytes 0-255 Value of bytes 0-255
256-511	М	Value of bytes 0-255

 $\label{thm:continuous} \textbf{Table 13: Parameter page data} \\ \textbf{Note: "O" stands for Optional, "M" for Mandatory} \\$ 



## 4 Device Parameters

Parameter	Symbol	Min	Тур	Max	Unit
Valid Block Number, 4Gb	$N_{VB}$	4016	-	4096	Blocks
Valid Block Number, 8Gb (stack)	$N_{VB}$	8032	-	8192	Blocks

Table 14: Valid Blocks Number

Symbol	Parameter		Value		Unit
Syllibol	Parameter	1.8V	2.7V	3.0V	Ullit
	Ambient Operating Temperature (Temperature Range Option 1)	0 to 70	0 to 70	0 to 70	°C
T <sub>A</sub>	Ambient Operating Temperature (Temperature Pange Option 6)	–40 to	–40 to	–40 to	°C
	Ambient Operating remperature (remperature Kange Option o)	nt Operating Temperature (Temperature Range Option 6)  85 85 -50 to -50 to	85	C	
T <sub>BIAS</sub>	Temperature Under Bias	–50 to	–50 to	–50 to	°c
BIAS	Temperature officer bias	125	125	125	ا ت
T <sub>STG</sub>	Storage Temperature	−65 to	−65 to	–65 to	°c
ISTG	Storage remperature	150	150	150	
V <sub>IO</sub> <sup>(2)</sup>	Input or Output Voltage	–0.6 to	–0.6 to	–0.6 to	V
VIO	input of Output Voltage	2.7	4.6	4.6	'
V	Supply Voltage		-0.6 to	-0.6 to	V
V <sub>CC</sub>	Supply Voltage	2.7	4.6	4.6	'

Table 15: Absolute maximum ratings

Paran	notor	Symb o	Test Conditions			1.8	/olt		2.7\	/olt	3.0Volt			Unit
Paran	neter	I	rest Conditions		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Operating	Sequential R ead	I <sub>CC1</sub>	t <sub>RC</sub> = 50ns, CE#=V <sub>IL</sub> , I <sub>O</sub> =0mA	OUT	-	10	20	-	15	30	-	15	30	mA
Current	Program	I <sub>CC2</sub>	-		-	10	20	-	15	30	-	15	30	mA
	Erase	I <sub>CC3</sub>	-		-	10	20	-	15	30	-	15	30	mA
Stand-by Cur	rent (TTL)	I <sub>CC4</sub>	CE#=V <sub>IH</sub> , W =0V/V <sub>CC</sub>	VP#	-	-	1	-		1			1	mA
Stand-By Cur (CMOS)	rent	I <sub>CC5</sub>	CE#=V <sub>CC</sub> -0.2, W =0/V <sub>CC</sub>	VP#	-	10	50	-	10	50		10	50	uA
Input Leakag	e Current	I <sub>LI</sub>	V <sub>IN</sub> =0 to Vc (max)		-	-	±10	-	-	±10		-	±10	uA
Output Leaka	age Current	I <sub>LO</sub>	V <sub>OUT</sub> =0 to Vcc(max)		-	-	±10	-	-	±10		-	±10	uA
Input High Vo	oltage	V <sub>IH</sub>	-		0.8x V	-	V <sub>cc</sub> +0.3	0.8x Vcc	-	V <sub>cc</sub> +0.3	0.8x V	-	V <sub>CC</sub> +0.3	V
Input Low Vo	oltage	V <sub>IL</sub>	-		-0.3	-	0.2x V	-0.3	-	0.2x V	-0.3	-	0.2x V	V
Output High	Voltage	V <sub>он</sub>	I <sub>OH</sub> = -100uA		V <sub>CC</sub> - 0.	-	-	V <sub>cc</sub> - 0.	-	-				V
Level			I <sub>OH</sub> = -400uA								2.4	-	-	V
Output Low \	Voltage	V.	I <sub>OL</sub> = 100uA		-	-	0.1	-	-	0.4				V
Level		V <sub>OL</sub>	I <sub>OL</sub> = 2.1mA								-	-	0.4	V
Output Low	Current	lol (R	V <sub>OL</sub> =0.1V		3	4	-	3	4	-				mA
(RB#)		B#)	V <sub>OL</sub> =0.4V						·		8	10	-	mA

Table 16: DC and Operating Characteristics



# **Stacked Multi-Chip Product(MCP)**

Parameter	Value						
	1.8Volt	2.7Volt	3.0Volt				
Input Pulse Levels	OV to V <sub>CC</sub>	OV to V <sub>CC</sub>	OV to V <sub>CC</sub>				
Input Rise and Fall Times	5ns	5ns	5ns				
Input and Output Timing Levels	V <sub>cc</sub> / 2	V <sub>CC</sub> / 2	V <sub>CC</sub> / 2				
Output Load (1.7V – 1.95V & 2.5V - 3.6V)	1 TTL GATE and CL=	1 TTL GATE and CL=	1 TTL GATE and CL=				
Output 1500 (1.7 v 1.55 v & 2.5 v 5.6 v)	30pF	30pF	50pF				

Table 17: AC Test Conditions

Item	Symbol	Test Condition	Min	Max	Unit
Input / Output Capacitance (1)	C <sub>I/O</sub>	$V_{IL} = 0V$	-	10	рF
Input Capacitance (1)	C <sub>IN</sub>	$V_{IN} = 0V$	-	10	pF

Table 18: Pin Capacitance (TA = 25C, f=1.0MHz)

NOTE: For the stacked devices version the Input Capacitance is  $10pF \ x < number of stacked chips$ ) and the I/O capacitance is  $10pF \ x < number of stacked chips$ )

Parameter		Symbol	Min	Тур	Max	Unit
Program Time / Multi-plane progra	$t_{PROG}$	-	200	700	us	
Dummy Busy Time for Two Plane P	rogram	$t_{DBSY}$	-	0.5	1	us
Cache program short busy time		t <sub>PCBSY</sub>		3.5	$t_{PROG}$	us
Number of partial Program	Main + Spare	NOP	-	-	4	Cycle
Cycles in the same page	Array					Cycic
Block Erase Time / Multi-plane Eras	se Time	t <sub>BERS</sub>	-	2.0	10	ms
Read Cache busy time		t <sub>RCBSY</sub>		3.5	tR	us
Multi-plane erase short busy time (	ONFI protocol only)	t <sub>IEBSY</sub>		0.5	1	us

Table 19: Program / Erase Characteristics



Domonoston.	Ch. a.l.	1.8	Volt	2.7	Volt	3.0	3.0 Volt	
Parameter	Symbol	Min	Max			Min	Max	Unit
CLE Setup time	t <sub>CLS</sub>	10		10		10		ns
CLE Hold time	t <sub>CLH</sub>	5		5		5		ns
CE# Setup time	t <sub>cs</sub>	25		15		15		ns
CE# Hold time	t <sub>CH</sub>	5		5		5		ns
WE# Pulse width	t <sub>WP</sub>	15		10		10		ns
ALE Setup time	t <sub>ALS</sub>	10		10		10		ns
ALE Hold time	t <sub>ALH</sub>	5		5		5		ns
Data Setup time	t <sub>DS</sub>	10		7		7		ns
Data Hold time	t <sub>DH</sub>	5		5		5		ns
Write Cycle time	t <sub>wc</sub>	45		25		25		ns
WE# High Hold time	t <sub>wH</sub>	10		7		7		ns
Address to Data Loading time	t <sub>ADL</sub>	100		70		70		ns
Data Transfer from Cell to Register	t <sub>R</sub>		25		25		25	us
ALE to RE# Delay	t <sub>AR</sub>	10		10		10		ns
CLE to RE# Delay	t <sub>CLR</sub>	10		10		10		ns
Ready to RE# Low	t <sub>RR</sub>	20		20		20		ns
RE# Pulse Width	t <sub>RP</sub>	15		10		10		ns
WE# High to Busy	t <sub>WB</sub>		100		100		100	ns
Read Cycle Time	t <sub>RC</sub>	45		25		25		ns
RE# Access Time	t <sub>REA</sub>		30		20		20	ns
CE# Access Time	t <sub>CEA</sub>		45		25		25	ns
RE# High to Output Hi-Z	t <sub>RHZ</sub>		100		100		100	ns
CE# High to Output Hi-Z	t <sub>CHZ</sub>		30		30		30	ns
CE# High to ALE or CLE Don't care	t <sub>CSD</sub>	10		10		10		ns
RE# High to Output Hold	t <sub>RHOH</sub>	15		15		15		ns
RE# Low to Output Hold	t <sub>RLOH</sub>	-		5		5		ns
CE# High to Output Hold	t <sub>coh</sub>	15		15		15		ns
RE# High Hold Time	t <sub>REH</sub>	10		7		7		ns
Output Hi-Z to RE# Low	t <sub>IR</sub>	0		0		0		ns
RE# High to WE# Low	$t_{RHW}$	100		100		100		ns
WE# High to RE# Low	t <sub>whr</sub>	60		60		60		ns
Device Resetting Time (Read/Program /Erase)	t <sub>RST</sub>		5/10/ 500		5/10/ 500		5/10/ 500	us
Write protection time	t <sub>ww</sub>	100	(1)	100	(1)	100	(1)	ns
protoction time								

Table 20: AC Timing Characteristics

#### NOTE

(1) If Reset Command (FFh) is written at Ready state, the device goes into Busy for maximum 5us



# 5 Timing Diagrams




Figure 3 : Command Latch Cycle




Figure 4 : Address Latch Cycle








Figure 5: Input Data Latch Cycle



NOTES: Transition is measured at ±200mV from steady state voltage with load. This parameter is sampled and not 100% tested. tRLOH is valid when frequency is higher than 33MHz. tRHOH starts to be valid when frequency is lower than 33MHz.

Figure 6 : Sequential Out Cycle after Read





NOTES: Transition is measured at ±200mV from steady state voltage with load.

This parameter is sampled and not 100% tested.

tRLOH is valid when frequency is higher than 33MHz.

tRHOH starts to be valid when frequency is lower than 33MHz.

Figure 7: Sequential Out Cycle after Read




Figure 8: Status Read Cycle




Figure 9: Read Status Enhanced cycle




Figure 10: Read Operation (Read One Page)






Figure 11: Read Operation intercepted by CE#




Figure 12: Random Data Output






Figure 13 : read cache timings, start of cache operation




Figure 14 : read cache timings, end of cache operation




Figure 15: Page Program Operation




Figure 16: Random Data In






Figure 17: multi-plane program




Figure 18: Copy Back read with optional data readout /Copy back program with optional data input




Figure 19: multi-plane copyback program






Figure 20 : cache program




Figure 21: multi-plane cache program




Figure 22: Block Erase Operation (Erase One Block)




Figure 23 : multi-plane block erase




Figure 24: Multiple plane block erase (ONFI 1.0 protocol)




Figure 25: READ ID Operation




Figure 26 : ONFI signature timing diagram






Figure 27: Reset operation timing





Figure 28 : Read Parameter Page timings

#### 1. Enable Mode



#### 2. Disable Mode





Figure 29: tWW in Program Operation

#### 1. Enable Mode



#### 2. Disable Mode




Figure 30: tWW in Erase Operation



Note: V<sub>TH</sub> = 1.5 Volt for 1.8 Volt Supply devices; 2.5 Volt for 3.0 Volt Supply devices




Figure 31: Power on and Data Protection timings




Figure 32: Ready/Busy Pin electrical application

# 6 Bad Block Management

Devices with Bad Blocks have the same quality level and the same AC and DC characteristics as devices where all the blocks are valid. A Bad Block does not affect the performance of valid blocks because it is isolated from the bit line and common source line by a select transistor. The devices are supplied with all the locations inside valid blocks erased(FFh). The Bad Block Information is written prior to shipping. Any block where the 1st Byte in the spare area of the 1st or 2nd page (if the 1st page is Bad) does not contain FFh is a Bad Block. The Bad Block Information must be read before any erase is attempted as the Bad Block Information may be erased. For the system to be able to recognize the Bad Blocks based on the original information it is recommended to create a Bad Block table following the flowchart




Figure 33: Bad Block Management Flowchart



Over the lifetime of the device additional Bad Blocks may develop. In this case the block has to be replaced by copying the data to a valid block. These additional Bad Blocks can be identified as attempts to program or erase them will give errors in the Status Register.

The failure of a page program operation does not affect the data in other pages in the same block, the block can be replaced by re-programming the current data and copying the rest of the replaced block to an available valid block.

	Failure Mode	Detection and Countermeasure sequence
Write	Erase Failure	Status Read after Erase> Block Replacement
vviite	Program Failure	Status Read after Program> Block Replacement
Read	Single Bit Failure	Verify ECC -> ECC Correction

Figure 34: Block Failure

#### Block Replacement flow is as below

1.When an error happens in the nth page of the Block 'A' during erase or program operation. 2.Copy the data in the 1st  $\sim$  (n-1)th page to the same location of another free block. (Block 'B') 3.Copy the nth page data of the Block 'A' in the buffer memory to the nth page of the Block 'B'.

4.Do not erase or program to Block 'A' by creating an 'invalid block' table or other appropriate scheme.




Figure 35: Bad Block Replacement



# **Dosilicon**

# 2Gb Low Power DDR2 SDRAM



#### **DDR2 Sync DRAM Features**

#### Functionality

- VDD2 = 1.14-1.30V
- VDDCA/VDDQ = 1.14-1.30V
- VDD1 = 1.70-1.95V
- Interface: HSUL\_12
- Data width: x16 / x32
- Clock frequency range: max 533MHz
- Four-bit pre-fetch DDR architecture
- Eight internal banks for concurrent operation
- Multiplexed, double data rate, command/address inputs;
   commands entered on every CK edge
- Bidirectional/differential data strobe per byte of data(DQS/DQS#).
- DM masks write date at the both rising and falling edge of the data strobe
- Programmable READ and WRITE latencies (RL/WL)
- Programmable burst lengths: 4, 8, or 16
- Auto refresh and self refresh supported
- All bank auto refresh and per bank auto refresh supported
- Clock stop capability

#### • Configuration

- 128 Meg X 16 (16 Meg X 16 X 8 Banks).
- 64 Meg X 32 (8 Meg X 32 X 8 Banks).

#### • Low Power Features

- Low voltage power supply.
- Auto TCSR (Temperature Compensated Self Refresh).
- PASR (Partial Array Self Refresh) power-saving mode.
- DPD (Deep Power Down) Mode.
- DS (Driver Strength) Control.

#### • Timing - Cycle time


- 2.5ns @ RL = 6
- 3.0ns @ RL = 5

#### • Operating Temperature Ranges

- Commercial (0°C to +70°C).
- Extended (-25°C to +85°C).
- Industrial (-40°C to +85°C).

#### Package

- 134-Ball FBGA(10.0mm x 11.5mm x 1.0mm)






#### **General Description**

The 2Gb Mobile Low-Power DDR2 SDRAM (LPDDR2) is a high-speed CMOS, dynamic random-access memory containing

2,147,483,648 bits. The LPDDR2-S4 device is internally configured as an eight-bank DRAM. Each of the x16's 268,435,456-bit banks is organized as 16,384 rows by 1024 columns by 16 bits. Each of the x32's 268,435,456-bit banks is organized as 16,384 rows by 512 columns by 32 bits.

# **Simplified Bus Interface State Diagram**



Note: 1. All banks are precharged in the idle state.



#### **Address Table**

Parameter	128Mb X 16	64Mb X 32				
Configuration	16Mb x 8banks x 16	8Mb x 8banks x 32				
Bank Address	BA0 ~ BA2	BAO ~ BA2				
Row Address	R0 ~ R13	R0 ~ R13				
Column Address	C0 ~ C9	C0 ~ C8				

Note: 1. The least-significant column address CAO is not transmitted on the CA bus, and is implied to be zero.

# Pin Description(X16)

Symbol	Туре	Description
		Clock : CK and CK# are differential clock inputs.
CK, CK#	Input	All CA inputs are sampled on both rising and falling edges of CK. CS and CKE inputs are sampled at the rising edge of CK. AC timings are referenced to clock.
		Clock enable: CKE HIGH activates and CKE LOW deactivates the internal clock signals,
CKE	Input	input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is considered part of the command code. CKE is sampled at the rising edge of CK.
CS#	Input	<b>Chip select :</b> CS# is considered part of the command code and is sampled at the rising edge of CK.
DM0-DM1	Input	<b>Input data mask</b> : DM is an input mask signal for WRITE data. Although DM balls are inputonly, the DM loading is designed to match that of DQ and DQS balls. DM[1:0] is DM for each of the two data bytes, respectively.
DQ0 - DQ15	Input	Data input/output: Bidirectional data bus.
DQS0 – DQS1 DQS0# – DQS1#	I/O	<b>Data strobe</b> : The data strobe is bidirectional (used for read and write data) and complementary (DQS and DQS#). It is edge-aligned output with read data and centered input with write data. DQS[1:0]/DQS[1:0]# is DQS for each of the two data bytes, res- pectively.
CA0 – CA9	Input	<b>Command/address inputs:</b> Provide the command and address inputs according to the command truth table.
VDDQ	Supply	<b>DQ Power</b> : Provide isolated power to DQs for improved noise immunity.
VSSQ	Supply	<b>DQ Ground</b> : Provide isolated ground to DQs for improved noise immunity.
VDDCA	Supply	Command/address power supply : Command/address power supply.
VSSCA	Supply	Command/address ground: Isolated on the die for improved noise immunity.
VDD1	Supply	Core power : Supply 1.
VDD2	Supply	Core power : Supply 2.
VSS	Supply	Common ground
VREFCA,	Cumalii	Reference voltage: VREFCA is reference for command/address input buffers,
VREFDQ	Supply	VREFDQ is reference for DQ input buffers.
ZQ	Reference	<b>External impedance (240 ohm)</b> : This signal is used to calibrate the device output impedance for S4 devices. For S2 devices, ZQ should be tied to VDDCA.
DNU	-	<b>Do not use</b> : Must be grounded or left floating.
NC	-	No connect : Not internally connected.
(NC)	-	<b>No connect</b> : Balls indicated as (NC) are no connects, however, they could be connected together internally.



#### **Address Table**

Parameter	128Mb X 16	64Mb X 32				
Configuration	16Mb x 8banks x 16	8Mb x 8banks x 32				
Bank Address	BA0 ~ BA2	BAO ~ BA2				
Row Address	R0 ~ R13	R0 ~ R13				
Column Address	C0 ~ C9	C0 ~ C8				

Note: 1. The least-significant column address CAO is not transmitted on the CA bus, and is implied to be zero.

# Pin Description(X32)

Symbol	Туре	Description
		Clock: CK and CK# are differential clock inputs.
CK, CK#	Input	All CA inputs are sampled on both rising and falling edges of CK. CS and CKE inputs are
		sampled at the rising edge of CK. AC timings are referenced to clock.
		Clock enable: CKE HIGH activates and CKE LOW deactivates the internal clock signals,
CKE	Input	input buffers, and output drivers. Power-saving modes are entered and exited via CKE
CKL	πρατ	transitions. CKE is considered part of the command code. CKE is sampled at the rising
		edge of CK.
CS#	Input	<b>Chip select</b> : CS# is considered part of the command code and is sampled at the rising edge
C5#	Прис	of CK.
		Input data mask: DM is an input mask signal for WRITE data. Although DM balls are input-
DM0-DM3	Input	only, the DM loading is designed to match that of DQ and DQS balls. DM[3:0] is DM for
		each of the four data bytes, respectively.
DQ0 - DQ31	Input	Data input/output: Bidirectional data bus.
DQS0 – DQS3		Data strobe: The data strobe is bidirectional (used for read and write data) and com-
DQS0# – DQS3#	1/0	plementary (DQS and DQS#). It is edge-aligned output with read data and centered input
		with write data. DQS[3:0]/DQS[3:0]# is DQS for each of the four data bytes, res- pectively.
CA0 – CA9	Input	Command/address inputs: Provide the command and address inputs according to the
CAU - CA9	IIIput	command truth table.
VDDQ	Supply	<b>DQ Power</b> : Provide isolated power to DQs for improved noise immunity.
VSSQ	Supply	<b>DQ Ground</b> : Provide isolated ground to DQs for improved noise immunity.
VDDCA	Supply	Command/address power supply : Command/address power supply.
VSSCA	Supply	Command/address ground: Isolated on the die for improved noise immunity.
VDD1	Supply	Core power: Supply 1.
VDD2	Supply	Core power: Supply 2.
VSS	Supply	Common ground
VREFCA,	Supply	Reference voltage: VREFCA is reference for command/address input buffers,
VREFDQ	Зирріу	VREFDQ is reference for DQ input buffers.
ZQ	Reference	External impedance (240 ohm): This signal is used to calibrate the device output
20	Mererence	impedance for S4 devices. For S2 devices, ZQ should be tied to VDDCA.
DNU	_	<b>Do not use</b> : Must be grounded or left floating.
NC	_	No connect : Not internally connected.
(NC)	_	<b>No connect :</b> Balls indicated as (NC) are no connects, however, they could be connected
(140)		together internally.



#### **Functional Description**

Mobile LPDDR2 is a high-speed SDRAM internally configured as a 8-bank memory device. LPDDR2 devices use a double data rate architecture on the command/address (CA) bus to reduce the number of input pins in the system.

The 10-bit CA bus is used to transmit command, address, and bank information. Each command uses one clock cycle, during which command information is transferred on both the rising and falling edges of the clock.

LPDDR2-S4 devices use a double data rate architecture on the DQ pins to achieve high-speed operation. The double data rate architecture is essentially a 4n pre-fetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or WRITE access for the LPDDR2-S4 effectively consists of a single 4n-bit-wide, one-clock-cycle data transfer at the internal SDRAM core and four corresponding n-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

Accesses begin with the registration of an ACTIVATE command followed by a READ or WRITE command. The address and BA bits registered coincident with the ACTIVATE command are used to select the row and bank to be accessed.

The address bits registered coincident with the READ or WRITE command are used to select the bank and the starting column location for the burst access.



#### Power-Up

The following sequence must be used to power up the device. Unless specified otherwise, this procedure is mandatory (see Figure 1). Power-up and initialization by means other than those specified will result in undefined operation.

#### 1. Voltage Ramp

While applying power (after Ta), CKE must be held LOW (\$0.2 \times VDDCA), and all other inputs must be between VILMIN and VIHMAX. The device outputs remain at High-Z while CKE is held LOW. On or before the completion of the voltage ramp (Tb), CKE must be held LOW. DQ, DM, DQS, and DQS# voltage levels must be Between VSSQ and VDDQ during voltage ramp to avoid latch-up. CK, CK#, CS#, and CA input levels must be between VSSCA and VDDCA during voltage ramp to avoid latch up.

#### The following conditions apply for voltage ramp:

- Ta is the point when any power supply first reaches 300mV.
- Noted conditions apply betweenTa and power-down (controlled or uncontrolled).
- Tb is the point at which all supply and reference voltages are within their defined operating ranges.
- Power ramp duration tINITO (Tb -Ta) must not exceed 20ms.
- · For supply and reference voltage operating conditions, see the Recommended DC Operating Conditions table.
- The voltage difference between any ofVSS,VSSQ, andVSSCA pins must not exceed 100mV.

#### Voltage Ramp Completion.

#### After Ta is reached:

- VDD1 must be greater than VDD2 200mV
- VDD1 and VDD2 must be greater than VDDCA—200mV
- VDD1 and VDD2 must be greater than VDDQ—200mV
- VREF must always be less than all other supply voltages

Beginning at Tb, CKE must remain LOW for at least tINIT1=100ns, after which CKE can be asserted HIGH. The clock must be stable at least tINIT2 = 5 × tCK prior to the first CKE LOW-to-HIGH transition (Tc). CKE, CS#, and CA inputs must observe setup and hold requirements (tIS, tIH) with respect to the first rising clock edge (and to subsequent falling and rising edges). If any MRRs are issued, the clock period must be within the range defined for tCKb(18ns to 100ns). MRWs can be issued at normal clock frequencies as long as all AC timings are met. Some AC parameters (for example, tDQSCK) could have relaxed timings (such as tDQSCKb) before the system is appropriately configured. While keeping CKE HIGH, NOP commands must be issued for at least tINIT3=200µs (Td).

#### 2. RESET Command

After tINIT3 is satisfied, the MRW RESET command must be issued (Td). An optional PRECHARGE ALL command can be issued prior to the MRW RESET command. Wait at least tINIT4 while keeping CKE asserted and issuing NOP commands.

### 3.MRRs and Device Auto Initialization (DAI) Polling

After tINIT4 is satisfied (Te), only MRR commands and power-down entry/exit commands are supported. After Te, CKE can go LOW in alignment with power-down entry and exit specifications (see Power-Down (page 53)).

The MRR command can be used to poll the DAI bit, which indicates when device auto initialization is complete; otherwise, the controller must wait a minimum of tINIT5, or until the DAI bit is set, before proceeding. Because the memory output buffers are not properly configured by Te, some AC parameters must use relaxed timing specifications before the system is appropriately configured. After the DAI bit (MRO, DAI) is set to zero by the memory device (DAI complete), the device is in the idle state (Tf). DAI status can be determined by issuing the MRR command to MRO. The device sets the DAI bit no later than tINIT5 after the RESET command. The controller must wait at least tINIT5 or until the DAI bit is set before proceeding.




#### 4.ZQ Calibration

After tINIT5 (Tf), the MRW initialization calibration (ZQ calibration) command can be issued to the memory (MR10). This command is used to calibrate output impedance over process, voltage, and temperature. In systems where more than one Mobile LPDDR2 device exists on the same bus, the controller must not overlap MRW ZQ calibration commands. The device is ready for normal operation after tZQINIT.

## **5.Normal Operation**

After (Tg), MRW commands must be used to properly configure the memory (output buffer drive strength, latencies, etc.). Specifically, MR1, MR2, and MR3 must be set to configure the memory for the target frequency and memory configuration. After the initialization sequence is complete, the device is ready for any valid command. After Tg, the clock frequency can be changed using the procedure described in Input Clock Frequency Changes and Clock Stop with CKE HIGH (page 62).

Figure 1: Voltage Ramp and Initialization Sequence



Note: 1. High-Z on the CA bus indicates valid NOP.

**Table1: Initialization Timing Parameters** 

Domenton	Va	lue	l last	Commont				
Parameter	Min	Max	Unit	Comment				
tINIT0	-	20	ms	Maximum voltage ramp time				
tINIT1	100	-	ns	Minimum CKE LOW time after completion of voltage ramp				
tINIT2	5	-	tCK	Minimum stable clock before first CKE HIGH				
tINIT3	200	-	μs	Minimum idle time after first CKE assertion				
tINIT4	1	-	μs	Minimum idle time after RESET command				
tINIT5	-	10	μs	Maximum duration of device auto initialization				
tZQINIT	1	-	μs	ZQ initial calibration (S4 devices only)				
tCKb	18	-	ns	Clock cycle time during boot				



#### Initialization After RESET (Without Voltage Ramp)

If the RESET command is issued before or after the power-up initialization sequence, the reinitialization procedure must begin at Td.

#### Power-Off

While powering off, CKE must be held LOW (≤0.2 ×VDDCA); all other inputs must be between VILMIN and VIHMAX.

The device outputs remain at High-Z while CKE is held LOW. DQ, DM, DQS, and DQS# voltage levels must be between VSSQ and

VDDQ during the power-off sequence to avoid latch-up. CK, CK#, CS#, and CA input levels must be between VSSCA and VDDCA during the power-off sequence to avoid latch-up.

Tx is the point where any power supply drops below the minimum value specified in the Recommended DC Operating Conditions table. Tz is the point where all power supplies are below 300mV. After Tz, the device is powered off.

#### Required Power Supply Conditions Between Tx and Tz:

- VDD1 must be greater than VDD2 200mV.
- VDD1 must be greater than VDDCA 200mV.
- VDD1 must be greater than VDDQ 200mV.
- VREF must always be less than all other supply voltages.

The voltage difference between VSS, VSSQ, and VSSCA must not exceed 100mV.

For supply and reference voltage operating conditions, see Recommended DC Operating Conditions table.

#### **Uncontrolled Power-Off**

When an uncontrolled power-off occurs, the following conditions must be met:

- At Tx, when the power supply drops below the minimum values specified in the Recommended DC Operating Conditions table, all power supplies must be turned off and all power-supply current capacity must be at zero, except for any static charge remaining in the system.
- After Tz (the point at which all power supplies first reach 300mV), the device must power off.

The time between Tx and Tz must not exceed tPOFF. During this period, the relative voltage between power supplies is uncontrolled.

VDD1 and VDD2 must decrease with a slope lower than 0.5 V/ $\mu$ s between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

# Table2: Power-Off Timing

Parameter	Symbol	Min	Max	Unit	
Maximum power-off ramp time	tPOFF	-	2	Sec	



#### **Mode Register Definition**

LPDDR2 devices contain a set of mode registers used for programming device operating parameters, reading device information and status, and for initiating special operations such as DQ calibration, ZQ calibration, and device reset.

#### **Mode Register Assignments and Definitions**

The MRR command is used to read from a register. The MRW command is used to write to a register. An "R" in the access column of the mode register assignment table indicates read-only; a "W" indicates write-only; "R/W" indicates read or WRITE capable or enabled.

Table3: Mode Register Assignments

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	Link		
0	00h	Device info	R	RFU			R	ZQI	DNVI	DI	DAI	go to MRO		
1	01h	Device feature 1	W	n	WR (for	4 <i>P)</i>	WC	BT		go to MR1				
2	02h	Device feature 2	W		R	FU			RLa	nd WL		go to MR2		
3	03h	I/O config-1	W		R	lFU				DS		go to MR3		
4	04h	SDRAM refresh rate	R	TUF		F	RFU		F	Refresh r	ate	go to MR4		
5	05h	Basic config-1	R			LPI	DDR2 Ma	nufactur	er ID			go to MR5		
6	06h	Basic config-2	R				Revis	ion ID1				go to MR6		
7	07h	Basic config-3	R				Revis	ion ID2				go to MR7		
8	08h	Basic config-4	R	1/0	width		De	nsity		Т	уре	go to MR8		
9	09h	Test mode	W			Ver	ndor-spec	ific test i	mode			go to MR9		
10	0Ah	I/O calibration	w				Calibra	tion code	<b>:</b>			go to MR10		
11-15	0Bh≈0Fh	Reserved	-				F	FU				go to MR11		
16	10h	PASR_Bank	W	Bank mask								go to MR16		
17	11h	PASR_Seg	w	Segment mask								go to MR17		
18-19	12h-13h	Reserved	-	RFU								go to MR18		
20-31	14h-1Fh	Reserved for NVM									go to MR30			
32	20h	DQ calibration pattern A	R	See Table 28							go to MR32			
33-39	21h–27h	Do not use										go to MR33		
40	28h	DQ calibration pattern B	R	See Table 28							go to MR40			
41-47	29h–2Fh	Do not use										go to MR41		
48-62	30h-3Eh	Reserved	-		RFU							go to MR48		
63	3Fh	RESET	W	Х							go to MR63			
64-126	40h–7Eh	Reserved	-				F	FU				go to MR64		
127	7Fh	Do not use									go to MR127			
128-190	80h–BEh	Reserved for vendor use	RVU						go to MR128					
191	BFh	Do not use										go to MR191		
192-254	C0h–FEh	Reserved for vendor use		RVU							go to MR192			
255	FFh	Do not use										go to MR255		

Notes: 1. RFU bits must be set to 0 during MRW.

- 2. RFU bits must be read as 0 during MRR.
- 3. For READs to a write-only or RFU register, DQS will be toggled and undefined data is returned.
- 4. RFU mode registers must not be written.
- 5. WRITEs to read-only registers must have no impact on the functionality of the device.



#### Table4: MR0 Device information

OP7	OP6	OP5		OP4	4	OP3	OP2	OP1	OP0					
	RFU				RZO	Į	DNVI	DI	DAI					
DAI (Device Auto	ıs)	Rea	ad–only	OP0	0b : DAI complete 1b : DAI still in progress									
DI (Device Inform	Rea	ad–only	OP1	0b : SDRAM 1b : NVM										
DNVI (Data Not V	alid Information)		Rea	ad–only	OP2	LPDDR2 SDRAW	LPDDR2 SDRAM will not implement DNV functionality							
RZQI(Built in Self	RZQI(Built in Self Test for RZQ Information)					01b : ZQ-pin ma 10b : ZQ-pin ma 11b : ZQ-pin sel	est not executed ay connect to VDD ay short to GND f test completed, t connect to VDDO	no error condition						

Notes: 1. If RZQI is supported, it will be set upon completion of the MRW ZQ initialization calibration.

- 2. If ZQ is connected to VDDCA to set default calibration, OP[4:3] must be set to 01. If ZQ is not connected to VDDCA, either OP[4:3]=01 or OP[4:3]=10 could indicate a ZQ-pin assembly error. It is recommended that the assembly error be corrected.
- 3. In the case of a possible assembly error(either OP[4:3]=01 or OP[4:3]=10, as defined above), the device will default to factory trim settings for RON and will ignore ZQ calibration commands. In either case, the system might not function as Intended.
- 4. If a ZQ self test returns a value of 11b, this indicates that the device has detected a resistor connection to the ZQ pin. Note that this result cannot be used to validate the ZQ resistor value, nor does it indicate that the ZQ resistor tolerance meets the specified limits (240 ohms ±1%).

Table5: MR1 Device Feature 1 (MA[7:0] = 01h)

UP7	UP6	UPS	UP4	UP3	UPZ	OPI	OPU				
	nWR (for AP)		WC	ВТ	BL						
BL	Write	e - only	OP[2:0]		010b : BL4 (default) 011b : BL8 100b : BL16 All others : reserved						
ВТ	Write	e - only	OP3		0b : Sequential (default) 1b : Interleaved						
WC	Write	e – only	OP4	0b : Wrap (default) 1b : No wrap (allowed for SDRAM BL4 only)							
nWR	Write	e – only	OP[7:5]		001b: nWR = 3 (defau 010b: nWR = 4 011b: nWR = 5 100b: nWR = 6 101b: nWR = 7 110b: nWR = 8 All others: reserved	ult)					

Note: 1. Programmed value in nWR register is the number of clock cycles which determines when to start internal precharge operation for a write burst with AP enabled. It is determined by RU(tWR / tCK).



Table6: Burst Sequence by Burst Length(BL), Burst Type(BT), and Wrap Control(WC)

	o . Buis												lumbe	er and	Burst	Addre	ess Sec	quenc	e			
BL	ВТ	C3	C2	C1	CO	wc	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	46
	Λ	Х	Х	0b	0b	Mran	0	1	2	3												
4	Any	Х	Х	1b	0b	Wrap	2	3	0	1												
	Any	Х	х	х	0b	No Wrap	у	y + 1	y + 2	y + 3												
		Х	0b	0b	0b		0	1	2	3	4	5	6	7								
	C	Х	0b	1b	0b	] [	2	3	4	5	6	7	0	1								
	Seq	Х	1b	0b	0b		4	5	6	7	0	1	2	3								
l		Х	1b	1b	0b		6	7	0	1	2	3	4	5								
8		Х	0b	0b	0b	Wrap	0	1	2	3	4	5	6	7								
ľ	1	Х	0b	1b	0b		2	3	0	1	6	7	4	5								
	Int	Х	1b	0b	0b	1	4	5	6	7	0	1	2	3								
		Х	1b	1b	0b	1	6	7	4	5	2	3	0	1								
	Any	Х	х	х	0b	No Wrap							illega	l (not	suppo	rted)	•					
		0b	0b	0b	0b		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
l		0b	0b	1b	0b	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1
l		0b	1b	0b	0b	1	4	5	6	7	8	9	Α	В	С	D	E	F	0	1	2	3
l		0b	1b	1b	0b	1	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5
l	Seq	1b	0b	0b	0b	Wrap	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7
16		1b	0b	1b	0b		Α	В	С	D	E	F	0	1	2	3	4	5	6	7	8	9
		1b	1b	0b	0b	] [	С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В
l		1b	1b	1b	0b	1	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В	С	D
	Int	Х	Х	Х	0b	]							illega	l (not	suppo	rted)	•	•				
	Any	Х	Х	Х	0b	No Wrap							illeg	al (not	supp	orted)						

Notes: 1. C0 input is not present on CA bus. It is implied zero.

- 2. For BL = 4, the burst address represents C[1:0].
- 3. For BL = 8, the burst address represents C[2:0].
- 4. For BL = 16, the burst address represents C[3:0].
- $\hbox{5. For no-wrap, BL4, the burst must not cross the page boundary or the sub-page boundary.}\\$

The variable y can start at any address with CO equal to 0, but must not start at any address shown in the following table.



Table7: No - Wrap Restrictions

Bus Width	2Gb
	Not across full page boundary
X 16	3FE, 3FF, 000, 001
X 32	1FE, 1FF, 000, 001
	Not across sub page boundary
X 16	1FE, 1FF, 200, 201
X 32	None

Note: 1. No-wrap BL = 4 data orders shown are prohibited.

# Table8: MR2 Device Feature 2 (MA[7:0] = 02h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
RFU				RL and WL					
			0001b: RL=3 / WL=1 (default)						
		Γ	0010b : RL=4 / WL=2						
			0011b : RL=5 / WL=2						
RL and WL	Write - only	OP [3:0]	0100b : RL=6 / WL=3						
		Γ	0101b : RL=7 / WL=4						
		l ⊢	0110b : RL=8 / WL=4						
l			All others : reserved						

# Table9: MR3 I/O Configuration 1 (MA [7:0] =03h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
	RFU				DS					
DS	Write - only	OP [3:0]	0000b: reserved 0001b: 34.3 ohm 0010b: 40 ohm ty 0011b: 48 ohm ty 0100b: 60 ohm ty 0101b: reserved 0110b: 80 ohm t 0111b: 120 ohm t	ypical ypical ypical for 68.6 ohm typic ypical ypical	al					

# Table10: MR4 Device Temperature (MA [7:0] =04h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
TUF		F	RFU	SDRAM Refresh Rate					
			000b : SDRAM I	000b : SDRAM Low temperature operating limit exceeded.					
CDDANA			001b: 4x tREF,	4x tREFlpb, 4x tRE	FW.				
SDRAM Refresh rate	Read - only	OP [2:0]	010b: 2x tREF, 2x tREFlpb, 2x tREFW.						
Kellesii iate			011b: 1x tREF, 1x tREFlpb, 1x tREFW (<= 85°C).						
			100b : Reserved	d.					



SDRAM			101b: 0.25x tREF, 0.25x tREFlpb, 0.25x tREFW, do not de-rate SDRAM AC timing.
	Read - only	OP [2:0]	110b: 0.25x tREF, 0.25x tREFlpb, 0.25x tREFW, de-rate SDRAM AC timing.
Refresh rate			111b: SDRAM High temperature operating limit exceeded.
Temperature	Read - only		0b : OP [2:0] value has not changed since last read of MR4.
Update Flag (TUF)	,	OP7	1b : OP [2:0] value has changed since last read of MR4.
			0001b : RL=3 / WL=1 (default)
			0010b : RL=4 / WL=2
			0011b: RL=5 / WL=2
RL and WL	Write – only	OP [3:0]	0100b : RL=6 / WL=3
			0101b : RL=7 / WL=4
			0110b : RL=8 / WL=4
		Ī	All others : reserved

#### Notes:

- 1. A Mode Register Read from MR4 will reset OP7 to '0'.
- 2. OP7 is reset to '0' at power-up
- 3. If OP2 equals '1', the device temperature is greater than  $85^{\circ}\text{C}$
- 4. OP7 is set to'1' if OP2-OP0 has changed at any time since the last read of MR4.
- 5. LPDDR2 might not operate properly when OP[2:0] = 000b or 111b.
- 6. LPDDR2 devices must be de-rated by adding 1.875ns to the following core timing parameters; tRCD, tRC, tRAS, tRP, and tRRD. tDQSCK shall be de-rated according to the tDQSCK de-rating value in AC timing table.
  Prevailing clock frequency spec and related setup and hold timings shall remain unchanged.
- 7. The recommended frequency for reading MR4 is provided in Temperature Sensor.

#### Table11: MR5 Basic Configuration 1 (MA [7:0] = 05h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
	LPDDR2 Manufacturer ID									
100003445	10000011		Decide of		7.01	1111 1000b : Dosilicon (F8h)				
LPDDR2 Manufacturer ID		Read-only		OP[7:0]		All others : Reserved				

### Table12: MR6 Basic Configuration 2 (MA [7:0] = 06h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
	Revision ID1									
Revision ID1 Read-only		OP[	7:0]	0000 0000b : A-version						

# Table13: MR7 Basic Configuration 3 (MA [7:0] = 07h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
	Revision ID2									
Revision ID2 Read-only			OP[	7:0]	0000 0000b : A-version					



#### Table14: MR8 Basic Configuration 4 (MA [7:0] = 08H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
I/O v	I/O width		Density			Туре			
Ту	Туре		Read – only		1:0]	00b : S4 SDRAM			
							0100b : 1Gb		
Den	sity	Read – only		OP [5:2]		0101b : 2Gb			
						0110b : 4Gb			
1/0	I/O width		Read – only		7.61	00b : x32			
1/0 V					OP [7:6]		01b:x16		

#### Table15: MR9 Test Mode (MA [7:0] = 09H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
		-	Vendor – spec	ific Test Mode			

#### Table16: MR10 Calibration (MA [7:0] = 0AH)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0				
	Calibration Code										
						OxFF: Calibration command after initialization.					
Calibrat	ion Code	Write - only		00.1	7.01	0xAB : Long calibration					
Calibrat	ion Code			OP [	7:0]	0x56 : Short calibration					
						0xC3 : ZQ Reset					
						All others : Reserved					

Notes: 1. Host processor must not write MR10 with reserved values.

- 2. The device ignores calibration commands when a reserved value is written into MR10.
- 3. See AC timing table for the calibration latency.
- 4. If ZQ is connected to Vssca through Rzo, either the ZQ calibration function (see MRW ZQ Calibration Commands (page
  - 51)) or default calibration (through the ZQRESET command) is supported.
  - If ZQ is connected to VDDCA, the device operates with default calibration and ZQ calibration commands are ignored.

In both cases, the ZQ connection must not change after power is supplied to the device.

## Table17: MR[11-15] Reserved (MA [7:0] = 0BH - 0FH)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Rese	erved			

#### Table18: MR16 PASR Bank Mask (MA [7:0] = 10H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
Bank Mask (4-bank or 8-bank)										
Bank [7:	0] Mask	Write	- only	OP [	7:0]	0b : Refresh ena unmasked (defa 1b : Refresh bloo	/			



Table19: MR17 PASR Segment Mask (MA [7:0] = 11H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
Segment Mask										
Sean	Segment		Write – only		OP [7:0]		0b : Refresh enable to the Segment = unmasked (default)			
Segment		write only		J. [7.0]		1b : Refresh blocked = masked				
Segment [	7:0] Mask	Mask OP		Segmer	nt Mask	R [13:11]				
C	)	0		xxxx	XXX1	000b				
1	-	1		xxxx	XX1X	001b				
2	!	2		XXXX	X1XX	010b				
3	3	3		XXXX	1XXX	011b				
4	ļ	4		XXX1	XXXX	100b				
5	;	5		XX1XXXXX		101b				
6	j	6		X1XX	XXXX	110b				
7	,	7		1XXX	XXXX	111b				

Table20: Reserved Mode Register

Mode Register	MA	0	Restriction	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
MR[18:19]		12h-13h	RFU								
MR[20:31]		14h-1Fh	NVM <sup>1</sup>								
MR[33:39]		21h-27h	DAIL11	1							
MR[41:47]	7	29h-2Fh	DNU <sup>1</sup>								
MR[48:62]		30h-3Eh	RFU								
MR[64:126]	MA[7:0]	40h-7Eh	RFU	Ī	Reserved						
MR[127]	7	7Fh	DNU								
MR[128:190]	7	80h-BEh	RVU <sup>1</sup>								
MR[191]		BFh	DNU	Ī							
MR[192:254]	7	C0h-FEh	RVU	1							
MR[255]		FFh	DNU								

Note: 1. NVM = nonvolatile memory use only; DNU = Do not use; RVU = Reserved for vendor use.

# Table21: MR63 Reset (MA [7:0] = 3FH) - MRW Only

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0

Note: For additional information on MRW RESET see MODE REGISTER WRITE Command (page 50).




#### **ACTIVATE Command**

The ACTIVATE command is issued by holding CS# LOW, CA0 LOW, and CA1 HIGH at the rising edge of the clock.

The bank addresses BA[2:0] are used to select the desired bank. Row addresses are used to determine which row to activate in the selected bank. The ACTIVATE command must be applied before any READ or WRITE operation can be executed. The device can accept a READ or WRITE command at tRCD after the ACTIVATE command is issued. After a bank has been activated, it must be precharged before another ACTIVATE command can be applied to the same bank. The bank active and precharge times are defined as tRAS and tRP, respectively.

The minimum time interval between successive ACTIVATE commands to the same bank is determined by the RAS cycle time of the device (tRC). The minimum time interval between ACTIVATE commands to different banks is tRRD.

Figure 2: ACTIVATE Command



Notes: 1. tRCD = 3, tRP = 3, tRRD = 2.

A PRECHARGE ALL command uses tRPab timing, and a single-bank PRECHARGE command uses tRPpb timing.In this figure, tRP is used to denote either an all-bank PRECHARGE or a single-bank PRECHARGE.

#### 8-Bank Device Operation

Two rules regarding 8-bank device operation must be observed.

One rule restricts the number of sequential ACTIVATE commands that can be issued; the second provides additional RAS precharge time for a PRECHARGE ALL command.

#### The 8-Bank Device Sequential Bank Activation Restriction:

No more than four banks can be activated (or refreshed, in the case of REFpb) in a rolling tFAW window. To convert to clocks, divide tFAW[ns] by tCK[ns], and round up to the next integer value.

For example, if RU(tFAW/tCK) is 10 clocks, and an ACTIVATE command is issued in clock n, no more than three further ACTIVATE commands can be issued at or between clock n + 1 and n + 9. REFpb also counts as bank activation for purposes of tFAW.

# The 8-Bank Device PRECHARGE ALL Provision:

tRP for a PRECHARGE ALL command must equal tRPab, which is greater than tRPpb.



Figure 3: tFAW Timing (8-Bank Devices)

Note: 1. Exclusively for 8-bank devices.

#### **Read and Write Access Modes**

After a bank is activated, a READ or WRITE command can be issued with CS# LOW, CA0 HIGH, and CA1 LOW at the rising edge of the clock. CA2 must also be defined at this time to determine whether the access cycle is a READ operation (CA2 HIGH) or a WRITE operation (CA2 LOW). A single READ or WRITE command initiates a burst READ or burst WRITE operation on successive clock cycles. A new burst access must not interrupt the previous 4-bit burst operation when BL = 4. When BL = 8 or BL = 16, READs can be interrupted by READs and WRITEs can be interrupted by WRITEs, provided that the interrupt occurs on a 4-bit boundary and that tCCD is met.

#### **Burst READ Command**

The burst READ command is initiated with CS# LOW, CAO HIGH, CA1 LOW, and CA2 HIGH at the rising edge of the clock. The command address bus inputs, CA5r—CA6r and CA1f—CA9f, determine the starting column address for the burst. The read latency (RL) is defined from the rising edge of the clock on which the READ command is issued to the rising edge of the clock from which the tDQSCK delay is measured. The first valid data is available RL × tCK + tDQSCK + tDQSQ after the rising edge of the clock when the READ command is issued.


The data strobe output is driven LOW tRPRE before the first valid rising strobe edge.

The first bit of the burst is synchronized with the first rising edge of the data strobe. Each subsequent data-out appears on each DQ pin, edge-aligned with the data strobe. The RL is programmed in the mode registers.

Pin input timings for the data strobe are measured relative to the crosspoint of DQS and its complement, DQS#.




Figure 4: READ Output Timing - tDQSCK (MAX)



Notes: 1. tDQSCK can span multiple clock periods.

2 An effective burst length of 4 is shown.

Figure 5: READ Output Timing - tDQSCK (MIN)



Note: 1. An effective burst length of 4 is shown.






Figure 7: Burst READ - RL = 3, BL = 8, tDQSCK < tCK T2 CK RL = 3CA[9:0] Bank n Col addr CMD -{ READ NOP NOP NOP NOP NOP NOP NOP NOP <sup>t</sup>DQSCK DQS# DQS DQ Transitioning data



Notes: 1. tDQSCKDL = (tDQSCKn - tDQSCKm).


2. tDQSCKDL (MAX) is defined as the maximum of ABS (tDQSCKn - tDQSCKm) for any (tDQSCKn, tDQSCKm) pair within any 32ms rolling window.






Notes: 1. tDQSCKDM = (tDQSCKn - tDQSCKm).


2. tDQSCKDM (MAX) is defined as the maximum of ABS (tDQSCK*n* - tDQSCK*m*) for any (tDQSCK*n*, tDQSCK*m*) pair within any 1.6µs rolling window.



2. tDQSCKDS (MAX) is defined as the maximum of ABS (tDQSCK*n* - tDQSCK*m*) for any (tDQSCK*n*, tDQSCK*m*) pair for READs within a consecutive burst, within any 160ns rolling window.



The minimum time from the burst READ command to the burstWRITE command is defined by the read latency (RL) and the burst length (BL). Minimum READ-to-WRITE latency is RL + RU(tDQSCK(MAX)/tCK) + BL/2 + 1 -WL clock cycles. Note that if a READ burst is truncated with a burstTERMINATE (BST) command, the effective burst length of the truncated READ burst should be used for BL when calculating the minimum READ-to-WRITE delay.



A seamless burst READ operation is supported by enabling a READ command at every other clock cycle for BL = 4 operation, every fourth clock cycle for BL = 8 operation, and every eighth clock cycle for BL = 16 operation.

This operation is supported as long as the banks are activated, whether the accesses read the same or different banks.



### **READs Interrupted by a READ**

A burst READ can be interrupted by another READ with a 4-bit burst boundary, provided that tCCD is met.

A burst READ can be interrupted by other READs on any subsequent clock, provided that tCCD is met.




Figure 13: READ Burst Interrupt Example – RL = 3, BL = 8, tCCD = 2

Note: 1. READs can only be interrupted by other READs or the BST command.

## **Burst WRITE Command**

The burstWRITE command is initiated with CS# LOW, CA0 HIGH, CA1 LOW, and CA2 LOW at the rising edge of the clock.

The command address bus inputs, CA5r–CA6r and CA1f–CA9f, determine the starting column address for the burst.

Write latency (WL) is defined from the rising edge of the clock on which theWRITE command is issued to the rising edge of the clock from which the tDQSS delay is measured. The first valid data must be drivenWL × tCK + tDQSS from the rising edge of the clock from which the WRITE command is issued. The data strobe signal (DQS) must be driven LOW tWPRE prior to data input.

The burst cycle data bits must be applied to the DQ pins tDS prior to the associated edge of the DQS and held valid until tDH after that edge. Burst data is sampled on successive edges of the DQS until the 4-, 8-, or 16-bit burst length is completed.

After a burstWRITE operation, tWR must be satisfied before a PRECHARGE command to the same bank can be issued.

Pin input timings are measured relative to the crosspoint of DQS and its complement, DQS#.



Figure 14: Data Input (WRITE) Timing






Figure 15: Burst WRITE - WL = 1, BL = 4







Notes: 1. The minimum number of clock cycles from the burst WRITE command to the burst READ command for any bank is [WL + 1 + BL/2 + RU(tWTR / tCK)].

- 2. tWTR starts at the rising edge of the clock after the last valid input data.
- 3. If a WRITE burst is truncated with a BST command, the effective burst length of the truncated WRITE burst should be used as BL to calculate the minimum WRITE-to-READ delay.

T0 T2 T3 T4 T7 **T5** T6 **T8** CK# CK WL = 1CA[9:0] (Ban tCCD = 2 CMD ⊰ NOP WRITE NOP NOP NOP NOP NOP NOP DQS# DQS DO D<sub>IN</sub> A2 Transitioning data

Figure 17 : Seamless Burst WRITE - WL = 1, BL = 4, tCCD = 2

Note: 1. The seamless burst WRITE operation is supported by enabling a WRITE command every other clock for BL = 4 operation, every four clocks for BL = 8 operation, or every eight clocks for BL = 16 operation.

This operation is supported for any activated bank.

### WRITEs Interrupted by a WRITE

A burstWRITE can only be interrupted by anotherWRITE with a 4-bit burst boundary, provided that tCCD (MIN) is met.

AWRITE burst interrupt can occur on even clock cycles after the initial WRITE command, provided that tCCD (MIN) is met.




Figure 18: WRITE Burst Interrupt Timing – WL = 1, BL = 8, tCCD = 2

Notes: 1. WRITEs can only be interrupted by other WRITEs or the BST command.

2. The effective burst length of the first WRITE equals two times the number of clock cycles between the first WRITE and the interrupting WRITE.

## **BURST TERMINATE Command**

The BURSTTERMINATE (BST) command is initiated with CS# LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 LOW at the rising edge of the clock. A BST command can only be issued to terminate an active READ or WRITE burst.

Therefore, a BST command can only be issued up to and including BL/2 - 1 clock cycles after a READ or WRITE command.

The effective burst length of a READ or WRITE command truncated by a BST command is as follows:

- Effective burst length = 2 × (number of clock cycles from the READ or WRITE command to the BST command).
- If a READ or WRITE burst is truncated with a BST command, the effective burst length of the truncated burst should be used for BL when calculating the minimum READ-to-WRITE or WRITE-to-READ delay.
- The BST command only affects the most recent READ or WRITE command.

The BST command truncates an ongoing READ burst RL × tCK + tDQSCK + tDQSQ after the rising edge of the clock where the BST command is issued.

The BST command truncates an on going WRITE burst WL X tCK + tDQSS after the rising edge of the clock where the BST command is issued.

The 4-bit prefetch architecture enables BST command assertion on even clock cycles following a WRITE or READ command.
 The effective burst length of a READ or WRITE command truncated by a BST command is thus an integer multiple of four.






Figure 19: Burst WRITE Truncated by BST - WL = 1, BL = 16

Notes: 1. The BST command truncates an ongoing WRITE burst WL × tCK + tDQSS after the rising edge of the clock where the BST command is issued.

- 2. BST can only be issued an even number of clock cycles after the WRITE command.
- 3. Additional BST commands are not supported after T4 and must not be issued until after the next READ or WRITE command.




Figure 20: Burst READ Truncated by BST – RL = 3, BL = 16

Notes: 1. The BST command truncates an ongoing READ burst (RL  $\times$  tCK + tDQSCK + tDQSQ) after the rising edge of the clock where the BST command is issued.

- 2. BST can only be issued an even number of clock cycles after the READ command.
- 3. Additional BST commands are not supported after T4 and must not be issued until after the next READ or WRITE command.



## Write Data Mask

On LPDDR2 devices, one write data mask (DM) pin for each data byte (DQ) is supported, consistent with the implementation on LPDDR SDRAM. Each DM can mask its respective DQ for any given cycle of the burst. ata mask timings match data bit timing, but are inputs only. Internal data mask loading is identical to data bit loading to ensure matched system timing.

Figure 21: Data Mask Timing





Figure 22: Write Data Mask - Second Data Bit Masked



Note: 1. For the data mask function, WL = 2, BL = 4 is shown; the second data bit is masked.



### **PRECHARGE Command**

The PRECHARGE command is used to precharge or close a bank that has been activated.

The PRECHARGE command is initiated with CS# LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The PRECHARGE command can be used to precharge each bank independently or all banks simultaneously. For 4-bank devices, the AB flag and bank address bits BA0 and BA1 are used to determine which bank(s) to precharge.

For 8-bank devices, the AB flag and the bank address bits BAO, BA1, and BA2 are used to determine which bank(s) to precharge. The precharged bank(s) will be available for subsequent row access tRPab after an all bank PRECHARGE command is issued, or tRPpb after a single-bank PRECHARGE command is issued.

To ensure that 8-bank devices can meet the instantaneous current demand required to operate, the row precharge time (tRP) for an all bank PRECHARGE in 8-bank devices (tRPab) will be longer than the row precharge time for a single-bank PRECHARGE (tRPpb).

ACTIVATE to PRECHARGE timing is shown in ACTIVATE Command (page 17).

Table 22: Bank Selection for PRECHARGE by Address Bits

AB(CA4r)	BA2 (CA9r)	BA1 (CA8r)	BA0 (CA7r)	Precharged Bank(s) 8-Bank Device
0	0	0	0	Bank 0 only
0	0	0	1	Bank 1 only
0	0	1	0	Bank 2 only
0	0	1	1	Bank 3 only
0	1	0	0	Bank 4 only
0	1	0	1	Bank 5 only
0	1	1	0	Bank 6 only
0	1	1	1	Bank 7 only
1	Don't Care	Don't Care	Don't Care	All Banks

## **READ Burst Followed by PRECHARGE**

For the earliest possible precharge, the PRECHARGE command can be issued BL/2 clock cycles after a READ command.

A new bank ACTIVATE command can be issued to the same bank after the row precharge time (tRP) has elapsed.

A PRECHARGE command cannot be issued until after tRAS is satisfied.

The minimum READ-to-PRECHARGE time (tRTP) must also satisfy a minimum analog time from the rising clock edge that initiates the last 4-bit prefetch of a READ command. tRTP begins BL/2 - 2 clock cycles after the READ command.

If the burst is truncated by a BST command, the effective BL value is used to calculate when tRTP begins.







Figure 23: READ Burst Followed by PRECHARGE - RL = 3, BL = 8, RU(tRTP(MIN)/tCK) = 2





## **WRITE Burst Followed by PRECHARGE**

For WRITE cycles, aWRITE recovery time (tWR) must be provided before a PRECHARGE command can be issued.

tWR delay is referenced from the completion of the burst WRITE. The PRECHARGE command must not be issued prior to

the tWR delay. For WRITE-to-PRECHARGE timings see Table 23. These devices write data to the array in prefetch quadruples (prefetch = 4). An internal WRITE operation can only begin after a

prefetch group has been completely latched. The minimumWRITE-to-PRECHARGE time for commands to the same bank is WL

+ BL/2 + 1 + RU(tWR/tCK) clock cycles. For untruncated bursts, BL is the value set in the mode register. For truncated bursts, BL is the effective burst length.






Figure 25: WRITE Burst Followed by PRECHARGE - WL = 1, BL = 4

## **Auto Precharge**

Before a new row can be opened in an active bank, the active bank must be precharged using either the PRECHARGE command or the auto precharge function. When a READ or WRITE command is issued to the device, the auto precharge bit (AP) can be set to enable the active bank to automatically begin precharge at the earliest possible moment during the burst READ or WRITE cycle. If AP is LOW when the READ or WRITE command is issued, then normal READ or WRITE burst operation is executed and the bank remains active at the completion of the burst.

If AP is HIGH when the READ or WRITE command is issued, the auto precharge function is engaged. This feature enables the PRECHARGE operation to be partially or completely hidden during burst READ cycles (dependent upon READ or WRITE latency), thus improving system performance for random data access.

#### **READ Burst with Auto Precharge**

If AP (CA0f) is HIGH when a READ command is issued, the READ with auto precharge function is engaged.

These devices start an auto precharge on the rising edge of the clock BL/2 or BL/2 - 2 + RU(tRTP/tCK) clock cycles later than the

READ with auto precharge command, whichever is greater. For auto precharge calculations see Table 23. Following an auto precharge operation, an ACTIVATE command can be issued to the same bank if the following two conditions are satisfied simultaneously:

- The RAS precharge time (tRP) has been satisfied from the clock at which the auto precharge begins.
- The RAS cycle time (tRC) from the previous bank activation has been satisfied.







Figure 26: READ Burst with Auto Precharge - RL = 3, BL = 4, RU(tRTP(MIN)/tCK) = 2

### **WRITE Burst with Auto Precharge**

If AP (CA0f) is HIGH when aWRITE command is issued, theWRITE with auto precharge function is engaged.

The device starts an auto precharge at the clock rising edge tWR cycles after the completion of the burst WRITE. Following a WRITE with auto precharge, an ACTIVATE command can be issued to the same bank if the following two conditions are met:

- The RAS precharge time (tRP) has been satisfied from the clock at which the auto precharge begins.
- The RAS cycle time (tRC) from the previous bank activation has been satisfied.



posilicon

Table23: Precharge and Auto Precharge Clarification

From Command	To Command	Minimum Delay Between Commands	Unit	Notes
DEAD	Precharge to same bank as read	BL/2 + MAX(2, RU(tRTP/tCK)) - 2	CLK	1
READ	Precharge all	BL/2 + MAX(2, RU(tRTP/tCK)) - 2	CLK	1
B.C.T.	Precharge to same bank as read	1	CLK	1
BST	Precharge all	1	CLK	1
	Precharge to same bank as read w/AP	BL/2 + MAX(2, RU(tRTP/tCK)) - 2	CLK	1, 2
	Precharge all	BL/2 + MAX(2, RU(tRTP/tCK)) - 2	CLK	1
	Activate to same bank as read w/AP	BL/2 + MAX(2, RU(tRTP/tCK)) - 2 + RU(tRPpb/tCK)	CLK	1
READ w/AP	Write or WRITE w/AP (same bank)	Illegal	CLK	3
	Write or WRITE w/AP (different bank)	RL + BL/2 + RU(tDQSCKmax/tCK) - WL + 1	CLK	3
	Read or read w/AP (same bank)	Illegal	CLK	3
	Write or WRITE w/AP (different bank)	BL/2	CLK	3
	Precharge to same bank as write	WL + BL/2 + RU(tWR/tCK) + 1	CLK	1
WRITE	Precharge all	WL + BL/2 + RU(tWR/tCK) + 1	CLK	1
DCT	Precharge to same bank as write	WL + RU(tWR/tCK) + 1	CLK	1
BST	Precharge all	WL + RU(tWR/tCK) + 1	CLK	1
	Precharge to same bank as WRITE w/AP	WL + BL/2 + RU(tWR/tCK) + 1	CLK	1, 2
	Precharge all	WL + BL/2 + RU(tWR/tCK) + 1	CLK	1
WRITE w/AP	Activate to same bank as write w/AP	WL + BL/2 + RU(tWR/tCK) + 1 + RU(tRPpb/tCK)	CLK	1
WRITE W/AP	Write or WRITE w/ap (same bank)	Illegal	CLK	3
	Write or WRITE w/ap (different bank)	BL/2	CLK	3
	Read or read w/ap (same bank)	Illegal	CLK	3
	Read or read w/ap (different bank)	WL + BL/2 + RU(tWTR/tCK) + 1	CLK	3
Precharge	Precharge to same bank as precharge	1	CLK	1
rieciiaige	Precharge all	1	CLK	1
Drochargo all	Precharge	1	CLK	1
Precharge all	Precharge all	1	CLK	1

Notes: 1. For a given bank, the PRECHARGE period should be counted from the latest PRECHARGE command either a one-bank RECHARGE or PRECHARGE ALL issued to that bank.

The PRECHARGE period is satisfied after tRP, depending on the latest PRECHARGE command issued to that bank.

- 2. Any command issued during the specified minimum delay time is illegal.
- 3. After READ with auto precharge, seamless READ operations to different banks are supported. After WRITE with auto precharge, seamless WRITE operations to different banks are supported. READ with auto precharge and WRITE with auto precharge must not be interrupted or truncated.



#### **REFRESH Command**

The REFRESH command is initiated with CS# LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock.

Per-bank REFRESH is initiated with CA3 LOW at the rising edge of the clock. All-bank REFRESH is initiated with CA3 HIGH at the rising edge of the clock. Per-bank REFRESH is only supported in devices with eight banks.

A per-bank REFRESH command (REFpb) performs a per-bank REFRESH operation to the bank scheduled by the bank counter in

the memory device. The bank sequence for per-bank REFRESH is fixed to be a sequential round-robin:

0-1-2-3-4-5-6-7-0-1-.... The bank count is synchronized between the controller and the SDRAM by resetting the bank count to zero. Synchronization can occur upon issuing a RESET command or at every exit from self refresh.

Bank addressing for the per-bank REFRESH count is the same as established for the single-bank PRECHARGE command (see Table

22). A bank must be idle before it can be refreshed. The controller must track the bank being refreshed by the per-bank REFRESH command. The REFpb command must not be issued to the device until the following conditions have been met:

- tRFCab has been satisfied after the prior REFab command.
- tRFCpb has been satisfied after the prior REFpb command.
- tRP has been satisfied after the prior PRECHARGE command to that bank .
- tRRD has been satisfied after the prior ACTIVATE command (if applicable, for example after activating a row in a different bank than the one affected by the REFob command).

The target bank is inaccessible during per-bank REFRESH cycle time (tRFCpb), however, other banks within the device are accessible and can be addressed during the cycle.

During the REFpb operation, any of the banks other than the one being refreshed can be maintained in an active state or accessed by a READ or WRITE command. When the per-bank REFRESH cycle has completed, the affected bank will be in the idle state.

After issuing REFpb, the following conditions must be met:

- tRFCpb must be satisfied before issuing a REFab command.
- tRFCpb must be satisfied before issuing an ACTIVATE command to the same bank.
- tRRD must be satisfied before issuing an ACTIVATE command to a different bank.
- tRFCpb must be satisfied before issuing another REFpb command.

An all-bank REFRESH command (REFab) issues a REFRESH command to all banks.

All banks must be idle when REFab is issued (for instance, by issuing a PRECHARGE ALL command prior to issuing an all-bank REFRESH command). REFab also synchronizes the bank count between the controller and the SDRAM to zero.

The REFab command must not be issued to the device until the following conditions have been met:

- tRFCab has been satisfied following the prior REFab command.
- tRFCpb has been satisfied following the prior REFpb command.
- tRP has been satisfied following the prior PRECHARGE commands.

After an all-bank REFRESH cycle has completed, all banks will be idle. After issuing REFab:

- tRFCab latency must be satisfied before issuing an ACTIVATE command.
- tRFCab latency must be satisfied before issuing a REFab or REFpb command.



Table24: Refresh Command Scheduling Separation Requirements

Symbol	Minimum delay From	То	Notes
		REFab	
tRFCab	REFab	ACTIVATE command to any bank	
		REFpb	
	REFpb	REFab	
tRFCpb		ACTIVATE command to same bank as REFpb	
		REFpb	
	REFpb	ACTIVATE command to a different bank than REFpb	
tRRD	A CTIV / A TE	REFpb	1
	ACTIVATE	ACTIVATE command to a different bank than the prior ACTIVATE command	

Note: 1. A bank must be in the idle state before it is refreshed, so REFab is prohibited following an ACTIVATE command.

REFpb is supported only if it affects a bank that is in the idle state.

Mobile LPDDR2 devices provide significant flexibility in scheduling REFRESH commands as long as the required boundary conditions are met (see Figure 32).

In the most straightforward implementations, a REFRESH command should be scheduled every tREFI. In this case, self refresh can be entered at any time. Users may choose to deviate from this regular refresh pattern, for instance, to enable a period in which no refresh is required. As an example, using a 1Gb LPDDR2 device, the user can choose to issue a refresh burst of 4096 REFRESH comands at the maximum supported rate (limited by tREFBW), followed by an extended period without issuing any REFRESH commands, until the refresh window is complete. The maximum supported time without REFRESH commands is calculated as follows: tREFW - (R/8) × tREFBW = tREFW - R × 4 × tRFCab.

For example, a 1Gb device atTC  $\leq$  85°C can be operated without a refresh for up to 32ms - 4096  $\times$  4  $\times$  130ns  $\approx$  30ms.

Both the regular and the burst/pause patterns can satisfy refresh requirements if they are repeated in every 32ms window. It is critical to satisfy the refresh requirement in *every* rolling refresh window during refresh pattern transitions.


The supported transition from a burst pattern to a regular distributed pattern is shown in Figure 28. If this transition occurs immediately after the burst refresh phase, all rolling tREFW intervals will meet the minimum required number of REFRESH commands.

A nonsupported transition is shown in Figure 55. In this example, the regular refresh pattern starts after the completion of the pause phase of the burst/pause refresh pattern. For several rolling tREFW intervals, the minimum number of REFRESH commands is not satisfied.

Understanding this pattern transition is extremely important, even when only one pattern is employed. In self refresh mode, a regular distributed refresh pattern must be assumed. Dosilicon recommends entering self refresh mode immediately following the burst phase of a burst/pause refresh pattern; upon exiting self refresh, begin with the burst phase (see Figure 31).



 ${\bf Figure 28: Regular\ Distributed\ Refresh\ Pattern}$ 



Notes: 1. Compared to repetitive burst REFRESH with subsequent REFRESH pause.

2. As an example, in a 1Gb LPDDR2 device at TC ≤ 85°C, the distributed refresh pattern has one REFRESH command per 7.8µs; the burst refresh pattern has one REFRESH command per 0.52µs, followed by ≈ 30ms without any REFRESH command.






Figure 29: Supported Transition from Repetitive REFRESH Burst

 $Notes: 1. \ Shown \ with \ subsequent \ REFRESH \ pause \ to \ regular \ distributed \ refresh \ pattern.$ 

2. As an example, in a 1Gb LPDDR2 device at TC ≤ 85°C, the distributed refresh pattern has one REFRESH command per 7.8µs; the burst refresh pattern has one REFRESH command per 0.52µs, followed by ≈ 30ms without any REFRESH command.



Oms

32ms

64ms

96ms

882

1888

Insufficient REFRESH commands in this refresh window!

Figure 30: Nonsupported Transition from Repetitive REFRESH Burst

 ${\bf Notes: 1. \ Shown \ with \ subsequent \ REFRESH \ pause \ to \ regular \ distributed \ refresh \ pattern.}$ 

2. There are only ≈ 2048 REFRESH commands in the indicated tREFW window. This does not provide the required minimum number of REFRESH commands (R). PDF:



Oms

32ms

60 Y

Self refresh

Figure 31: Recommended Self Refresh Entry and Exit

Note: 1. In conjunction with a burst/pause refresh pattern.

#### **REFRESH Requirements**

### 1. Minimum Number of REFRESH Commands

Mobile LPDDR2 requires a minimum number, R, of REFRESH (REFab) commands within any rolling refresh window (tREFW =  $32 \text{ ms } @ \text{MR4}[2:0] = 011 \text{ orTC} \le 85^{\circ}\text{C}$ ). For actual values per density and the resulting average refresh interval (tREFI), (see Table 75).

For tREFW and tREFI refresh multipliers at different MR4 settings, see the MR4 Device Temperature (MA[7:0] = 04h) table. For devices supporting per-bank REFRESH, a REFab command can be replaced by a full cycle of eight REFpb commands.

## 2. Burst REFRESH Limitation

To limit current consumption, a maximum of eight REFab commands can be issued in any rolling tREFBW (tREFBW =  $4 \times 8 \times 10^{-2}$  tRFCab). This condition does not apply if REFpb commands are used.

### 3. REFRESH Requirements and Self Refresh


If any time within a refresh window is spent in self refresh mode, the number of required REFRESH commands in that window is reduced to the following:

$$R' = RU \left(\frac{tSRF}{tREFI}\right) = R - RU \left(R \times \frac{tSRF}{tREFW}\right)$$

Where RU represents theround-up function.



Figure 32: tSRF Definition



Notes: 1. Time in self refresh mode is fully enclosed in the refresh window (tREFW).

- 2. At self refresh entry.
- 3. At self refresh exit.
- 4. Several intervals in self refresh during one tREFW interval. In this example, tSRF = tSRF1 + tSRF2.

Figure 33 All-Bank REFRESH Operation





Figure 34 Per-Bank REFRESH Operation



Notes : 1. Prior to T0, the REFpb bank counter points to bank 0.

2. Operations to banks other than the bank being refreshed are supported during the tRFCpb period.



### **SELF REFRESH Operation**

The SELF REFRESH command can be used to retain data in the array, even if the rest of the system is powered down. When in the self refresh mode, the device retains data without external clocking. The device has a built-in timer to accommodate SELF REFRESH operation. The SELF REFRESH command is executed by taking CKE LOW, CS# LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock.

CKE must be HIGH during the clock cycle preceding a SELF REFRESH command. A NOP command must be driven in the clock cycle following the SELF REFRESH command. After the power-down command is registered, CKE must be held LOW to keep the device in self refresh mode.

Mobile LPDDR2 devices can operate in self refresh mode in both the standard and extended temperature ranges. These devices also manage self refresh power consumption when the operating temperature changes, resulting in the lowest possible power consumption across the operating temperature range. See Table 59 for details.

After the device has entered self refresh mode, all external signals other than CKE are "Don't Care." For proper self refresh operation, power supply pins (VDD1, VDD2, VDDQ, and VDDCA) must be at valid levels. VDDQ can be turned off during self refresh. If VDDQ is turned off, VREFDQ must also be turned off. Prior to exiting self refresh, both VDDQ and VREFDQ must be within their respective minimum/maximum operating ranges (see the Single-Ended AC and DC Input Levels for DQ and DM table). VREFDQ can be at any level between 0 and VDDQ; VREFCA can be at any level between 0 and VDDCA during self refresh.


Before exiting self refresh, VREFDQ and VREFCA must be within specified limits (see AC and DC Logic Input Measurement Levels for Single-Ended Signals (page 78)). After entering self refresh mode, the device initiates at least one all-bank REFRESH command internally during tCKESR. The clock is internally disabled during SELF REFRESH operation to save power. The device must remain in self refresh mode for at least tCKESR. The user can change the external clock frequency or halt the external clock one clock after self refresh entry is registered; however, the clock must be restarted and stable before the device can exit SELF REFRESH operation.

Exiting self refresh requires a series of commands. First, the clock must be stable prior to CKE returning HIGH. After the self refresh exit is registered, a minimum delay, at least equal to the self refresh exit interval (tXSR), must be satisfied before a valid command can be issued to the device. This provides completion time for any internal refresh in progress. For proper operation, CKE must remain HIGH throughout tXSR, except during self refresh re-entry. NOP commands must be registered on each rising clock edge during tXSR.

Using self refresh mode introduces the possibility that an internally timed refresh event could be missed when CKE is driven HIGH for exit from self refresh mode. Upon exiting self refresh, at least one REFRESH command (one all-bank command or eight per-bank commands) must be issued before issuing a subsequent SELF REFRESH command.







Notes: 1. Input clock frequency can be changed or stopped during self refresh, provided that upon exiting self-refresh, a minimum of two cycles of stable clocks are provided, and the clock frequency is between the minimum and maximum frequencies for the particular speed grade.

- 2. The device must be in the all banks idle state prior to entering self refresh mode.
- 3. tXSR begins at the rising edge of the clock after CKE is driven HIGH.
- 4. A valid command can be issued only after tXSR is satisfied. NOPs must be issued during tXSR.

#### Partial-Array Self Refresh - Bank Masking

Devices in densities of 64Mb–512Mb are comprised of four banks; densities of 1Gb and higher are comprised of eight banks. Each bank can be configured independently whether or not a SELF REFRESH operation will occur in that bank. One 8-bit mode register (accessible via the MRW command) is assigned to program the bank-masking status of each bank up to eight banks.

For bank masking bit assignments, see the MR16 PASR Bank Mask (MA[7:0] = 010h) and MR16 Op-Code Bit Definitions tables.

The mask bit to the bank enables or disables a refresh operation of the entire memory space within the bank. If a bank is masked using the bank mask register, a REFRESH operation to the entire bank is blocked and bank data retention is not guaranteed in self refresh mode. To enable a REFRESH operation to a bank, the corresponding bank mask bit must be programmed as "unmasked." When a bank mask bit is unmasked, the array space being refreshed within that bank is determined by the programmed status of the segment mask bits.

### Partial-Array Self Refresh - Segment Masking

Programming segment mask bits is similar to programming bank mask bits. For densities 1Gb and higher, eight segments are used for masking (see the MR17 PASR Segment Mask (MA[7:0] = 011h) and MR17 PASR Segment Mask Definitions tables). A mode register is used for programming segment mask bits up to eight bits. For densities less than 1Gb, segment masking is not supported. When the mask bit to an address range (represented as a segment) is programmed as "masked," a REFRESH operation to that segment is blocked. Conversely, when a segment mask bit to an address range is unmasked, refresh to that segment is enabled. A segment masking scheme can be used in place of or in combination with a bank masking scheme. Each segment mask bit setting is applied across all banks. For segment masking bit assignments, see the tables noted above.



Table26: Bank and Segment Masking Example

	Segment Mask(MR17)	Bank0	Bank1	Bank2	Bank3	Bank4	Bank5	Bank6	Bank7
Bank Mask(MR16)		0	1	0	0	0	0	0	1
Segment 0	0	-	М	-	-	-	-	-	M
Segment 1	0	-	М	-	-	-	-	-	M
Segment 2	1	М	М	М	М	М	М	М	М
Segment 3	0	-	М	-	-	-	-	-	М
Segment 4	0	-	М	-	-	-	-	-	M
Segment 5	0	-	М	-	-	-	-	-	М
Segment 6	0	-	М	-	-	-	-	-	М
Segment 7	1	М	М	М	М	М	М	М	М

Note: 1. This table provides values for an 8-bank device with REFRESH operations masked to banks 1 and 7, and segments 2 and 7.

#### **MODE REGISTER READ**

The MODE REGISTER READ (MRR) command is used to read configuration and status data from SDRAM mode registers.

The MRR command is initiated with CS# LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 HIGH at the rising edge of the clock.

The mode register is selected by CA1f–CA0f and CA9r–CA4r. The mode register contents are available on the first data beat of DQ[7:0] after RL × tCK + tDQSCK + tDQSQ and following the rising edge of the clock where MRR is issued. Subsequent data beats contain valid but undefined content, except in the case of the DQ calibration function, where subsequent data beats contain valid content as described in Table 28. All DQS are toggled for the duration of the mode register READ burst.

The MRR command has a burst length of four. MRR operation (consisting of the MRR command and the corresponding data traffic) must not be interrupted. The MRR command period (tMRR) is two clock cycles.

Figure 36: MRR Timing - RL = 3, tMRR = 2 T3 RL = 3CA[9:0] (Re tMRR = 2  $^{t}MRR = 2$ MRR<sup>1</sup> NOP<sup>2</sup> MRR<sup>1</sup> NOP2 Valid CMD DQS# DOS DQ[7:0]<sup>3</sup> D<sub>OUT</sub> B DQ[MAX:8] Transitioning data W Undefined

Notes: 1. MRRs to DQ calibration registers MR32 and MR40 are described in DQ Calibration (page 48).




Notes: 1. MRRs to DQ calibration registers MR32 and MR40 are described in DQ Calibration (page 48).

- 2. Only the NOP command is supported during tMRR.
- 3. Mode register data is valid only on DQ[7:0] on the first beat. Subsequent beats contain valid but undefined data. DQ[MAX:8] contain valid but undefined data for the duration of the MRR burst.
- 4. Minimum MRR to write latency is RL + RU(tDQSCKmax/tCK) + 4/2 + 1 WL clock cycles.
- 5. Minimum MRR to MRW latency is RL + RU(tDQSCKmax/tCK) + 4/2 + 1 clock cycles.

READ bursts andWRITE bursts cannot be truncated by MRR. Following a READ command, the MRR command must not be issued before BL/2 clock cycles have completed. Following A WRITE command, the MRR command must not be issued before WL + 1 + BL/2 + RU(tWTR/tCK) clock cycles have completed. If a READ or WRITE burst is truncated with a BST command, the effective burst length of the truncated burst should be used for the BL value.

Figure 37: READ to MRR Timing – RL = 3, tMRR = 2



Notes: 1. The minimum number of clock cycles from the burst READ command to the MRR command is BL/2.

2. Only the NOP command is supported during tMRR.






Figure 38: Burst WRITE Followed by MRR - RL = 3, WL = 1, BL = 4

Notes: 1. The minimum number of clock cycles from the burst WRITE command to the MRR command is [WL+1+BL/2+ RU(tWTR/tCK)]. 2. Only the NOP command is supported during tMRR.

### **Temperature Sensor**

Mobile LPDDR2 devices feature a temperature sensor whose status can be read from MR4.

This sensor can be used to determine an appropriate refresh rate, determine whether AC timing derating is required in the extended temperature range, and/or monitor the operating temperature. Either the temperature sensor or the device operating temperature can be used to determine whether operating temperature requirements are being met (see Operating Temperature Range table). Temperature sensor data can be read from MR4 using the mode register read protocol. Upon exiting self-refresh or power-down, the

When using the temperature sensor, the actual device case temperature may be higher than the operating temperature specification that applies for the standard or extended temperature ranges (see table noted above).

For example, TCASE could be above 85°C when MR4[2:0] equals 011b. To ensure proper operation using the temperature sensor, applications must accommodate the parameters in the temperature sensor definitions table.

**Table 27: Temperature Sensor Definitions and Operating Conditions** 

device temperature status bits will be no older than tTSI.

Parameter	Description	Symbol	Min/Max	Value	Unit
System Temperature Gradient	Maximum temperature gradient experienced by the memory device at the temperature of interest over a range of 2°C	TempGradient	MAX	System dependent	°C/s
MR4 READ interval	Time period between MR4 READs from the System	ReadInterval	MAX	System dependent	ms
Temperature Sensor interval	Maximum delay between internal updates of MR4	<sup>t</sup> TSI	MAX	32	ms
System response delay	Maximum response time from an MR4 READ to the system response	SysRespDelay	MAX	System dependent	ms
Device temperature margin	Margin above maximum temperature to support controller response	TempMargin	MAX	2	°C



Mobile LPDDR2 devices accommodate the temperature margin between the point at which the device temperature enters the extended temperature range and the point at which the controller reconfigures the system accordingly. To determine the required MR4 polling frequency, the system must use the maximum TempGradient and the maximum response time of the system according to the following equation:


TempGradient × (ReadInterval + <sup>t</sup>TSI + SysRespDelay) ≤ 2°C

For example, ifTempGradient is 10°C/s and the SysRespDelay is 1ms:

10°C/s X (ReadInterval + 32ms +1ms) ≤ 2°C

In this case, ReadInterval must not exceed 167ms.

Figure 39: Temperature Sensor Timing



#### **DQ** Calibration

Mobile LPDDR2 devices feature a DQ calibration function that outputs one of two predefined system timing calibration patterns. For x16 devices, pattern A (MRR to MRR32), and pattern B (MRR to MRR40), will return the specified pattern on DQ0 and DQ8; x32 devices return the specified pattern on DQ0, DQ8, DQ16, and DQ24.

For x16 devices, DQ[7:1] and DQ[15:9] drive the same information as DQ0 during the MRR burst. For x32 devices, DQ[7:1], DQ[15:9], DQ[23:17], and DQ[31:25] drive the same information as DQ0 during the MRR burst. MRR DQ calibration commands can occur only in the idle state






Figure 40: MR32 and MR40 DQ Calibration Timing – RL = 3, tMRR = 2

Note : 1. Only the NOP command is supported during tMRR.

**Table28: Data Calibration Pattern Description** 

Pattern	MR#	Bit Time 0	Bit Time 1	Bit Time 2	Bit Time 3	Description	
Pattern A	MR32	1	0	1	0	Reads to MR32 return DQ calibration pattern A	
Pattern B	MR40	0	0	1	1	Reads to MR40 return DQ calibration pattern B	



### **MODE REGISTER WRITE Command**

The MODE REGISTERWRITE (MRW) command is used to write configuration data to the mode registers.


The MRW command is initiated with CS# LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 LOW at the rising edge of the clock.

The mode register is selected by CA1f-CA0f, CA9r-CA4r. The data to be written to the mode register is contained in CA9f-CA2f.

The MRW command period is defined by tMRW. MRWs to read-only registers have no impact on the functionality of the device.

MRW can only be issued when all banks are in the idle precharge state. One method of ensuring that the banks are in this state is to issue a PRECHARGE ALL command.

Figure 41: MODE REGISTER WRITE Timing – RL = 3, tMRW = 5



Notes: 1. At time Ty, the device is in the idle state.

2. Only the NOP command is supported during tMRW.

Table29: Truth Table for MRR and MRW

Current State	Command	Intermediate State	Next State
	MRR	Reading mode register, all banks idle	All banks idle
All banks idle	MRW	Writing mode register, all banks idle	All banks idle
	MRW (RESET)	Resetting, device auto initialization	All banks idle
	MRR	Reading mode register, bank(s) idle	Bank(s) active
Bank(s) active	MRW	Not allowed	Not allowed
	MRW (RESET)	Not allowed	Not allowed

#### **MRW RESET Command**

The MRW RESET command brings the device to the device auto initialization (resetting) state in the power-on initialization sequence (see 2. RESET Command under Power-Up (page 7)).

The MRW RESET command can be issued from the idle state. This command resets all mode registers to their default values.

Only the NOP command is supported during tINIT4.

After MRW RESET, boot timings must be observed until the device initialization sequence is complete and the device is in the idle state. Array data is undefined after the MRW RESET command has completed. For MRW RESET timing, see Figure 1.



### **MRW ZQ Calibration Commands**

The MRW command is used to initiate a ZQ calibration command that calibrates output driver impedance across process, tempera-

ture, and voltage. LPDDR2-S4 devices support ZQ calibration. To achieve tighter tolerances, proper ZQ calibration must be performed.

There are four ZQ calibration commands and related timings: tZQINIT, tZQRESET, tZQCL, and tZQCS. tZQINIT is used for initialization calibration; tZQRESET

is used for resetting ZQ to the default output impedance; tZQCL is used for long calibration(s); and tZQCS is

used for short calibration(s). See the MR10 Calibration (MA[7:0] = 0Ah) table for ZQ calibration command code definitions.

ZQINIT must be performed for LPDDR2 devices. ZQINIT provides an output impedance accuracy of ±15%.

After initialization, the ZQ calibration long (ZQCL) can be used to recalibrate the system to an output impedance accuracy of ±15%.

A ZQ calibration short (ZQCS) can be used periodically to compensate for temperature and voltage drift in the system.

ZQRESET resets the output impedance calibration to a default accuracy of ±30% across process, voltage, and temperature.

This command is used to ensure output impedance accuracy to ±30% when ZQCS and ZQCL commands are not used.

One ZQCS command can effectively correct at least 1.5% (ZQ correction) of output impedance errors within tZQCS for all speed bins,

assuming the maximum sensitivities specified in Table 68 and Table 69 are met. The appropriate interval between ZQCS

commands can be determined using these tables and system-specific parameters.

Mobile LPDDR2 devices are subject to temperature drift rate (Tdriftrate) and voltage drift rate (Vdriftrate) in various applications.

To accommodate drift rates and calculate the necessary interval between ZQCS commands, apply the following formula:

 $\label{eq:ZQcorrection} $$ \mathsf{Tdriftrate}) + (\mathsf{Vsens} \times \mathsf{Vdriftrate}) $$$ 

Where Tsens = MAX (dRONdT) and Vsens = MAX (dRONdV) define temperature and voltage sensitivities.

For example, ifTsens = 0.75%/\*C,Vsens= 0.20%/mV,Tdriftrate = 1\*C/sec, and Vdriftrate = 15 mV/sec, then the interval between ZQCS commands is calculated as:

 $\frac{1.5}{(0.75 \times 1) + (0.20 \times 15)} = 0.4s$ 

 $(0.75 \times 1) + (0.20 \times 15)$ A ZQ calibration command can only be issued when the device is in the idle state with all banks precharged.

No other activities can be performed on the data bus during calibration periods (tZQINIT, tZQCL, or tZQCS).

The quiet time on the data bus helps to accurately calibrate output impedance.


There is no required quiet time after the ZQRESET command. If multiple devices share a single ZQ resistor, only one device can

be calibrating at any given time. After calibration is complete, the ZQ ball circuitry is disabled to reduce power consumption.

In systems sharing a ZQ resistor between devices, the controller must prevent tZQINIT, tZQCS, and tZQCL overlap between the

devices. ZQRESET overlap is acceptable. If the ZQ resistor is absent from the system, ZQ must be connected to VDDCA. In this situation, the device must ignore ZQ calibration commands and the device will use the default calibration settings.





Notes: 1. Only the NOP command is supported during ZQ calibrations.

- 2. CKE must be registered HIGH continuously during the calibration period.
- 3. All devices connected to the DQ bus should be High-Z during the calibration process.

## **ZQ External Resistor Value, Tolerance, and Capacitive Loading**

To use the ZQ calibration function, a 240 ohm ( $\pm 1\%$  tolerance) external resistor must be connected between the ZQ pin And ground. A single resistor can be used for each device or one resistor can be shared between multiple devices if the ZQ calibration timings for each device do not overlap. The total capacitive loading on the ZQ pin must be limited (see the Input/Output Capacitance table).



#### Power-Down

Power-down is entered synchronously when CKE is registered LOW and CS# is HIGH at the rising edge of clock. A NOP command must be driven in the clock cycle following power-down entry. CKE must not go LOW while MRR, MRW, READ, or WRITE operations are in progress. CKE can go LOW while any other operations such as ACTIVATE, PRECHARGE, auto precharge, or REFRESH are in progress, but the power-down IDD specification will not be applied until such operations are complete.

If power-down occurs when all banks are idle, this mode is referred to as idle power-down;

if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down.


Entering power-down deactivates the input and output buffers, excluding CK, CK#, and CKE. In power-down mode, CKE must be held LOW; all other input signals are "Don't Care." CKE LOW must be maintained until tCKE is satisfied.VREFCA must be Maintained at a valid level during power-down. VDDQ can be turned off during power-down. IfVDDQ is turned off, VREFDQ must also be turned off. Prior to exiting power-down, bothVDDQ andVREFDQ must be within their respective minimum/maximum operating ranges (see AC and DC Operating Conditions).

No refresh operations are performed in power-down mode. The maximum duration in power-down mode is only limited by the refresh requirements outlined in REFRESH Command. The power-down state is exited when CKE is registered HIGH.

The controller must drive CS# HIGH in conjunction with CKE HIGH when exiting the power-down state. CKE HIGH must be maintained until tCKE is satisfied. A valid, executable command can be applied with power-down exit latency tXP after CKE goes HIGH. Power-down exit latency is defined in the ACTiming section.



Figure 43: Power-Down Entry and Exit Timing



Note: 1. Input clock frequency can be changed or the input clock stopped during power-down, provided that the clock frequency is between the minimum and maximum specified frequencies for the speed grade in use, and that prior to power-down exit, a minimum of two stable clocks complete.

Figure 44: CKE Intensive Environment






Figure 45: REFRESH-to-REFRESH Timing in CKE Intensive Environments




Note: 1. The pattern shown can repeat over an extended period of time. With this pattern, all AC and DC timing and voltage specifications with temperature and voltage drift are ensured.

# Figure 46: READ to Power-Down Entry

BL = 4



BL = 8




Notes: 1. CKE must be held HIGH until the end of the burst operation.


2. CKE can be registered LOW at (RL + RU(tDQSCK(MAX)/tCK) + BL/2 + 1) clock cycles after the clock on which the READ command is registered.

Figure 47: READ with Auto Precharge to Power-Down Entry





BL = 8




Notes: 1. CKE must be held HIGH until the end of the burst operation.


- 2. CKE can be registered LOW at (RL + RU(tDQSCK/tCK)+ BL/2 + 1) clock cycles after the clock on which the READ command is registered.
- 3. BL/2 with tRTP = 7.5 ns and tRAS (MIN) is satisfied.
- 4. Start internal PRECHARGE.

## Figure 48: WRITE to Power-Down Entry

BL = 4



BL = 8




Note: 1. CKE can be registered LOW at (WL + 1 + BL/2 + RU(tWR/tCK)) clock cycles after the clock on which the WRITE command is registered.




Figure 49: WRITE with Auto Precharge to Power-Down Entry

BL = 4




BL = 8



Notes: 1. CKE can be registered LOW at (WL + 1 + BL/2 + RU(tWR/tCK + 1) clock cycles after the WRITE command is registered.


2. Start internal PRECHARGE.

Figure 50: REFRESH Command to Power-Down Entry




Note: 1. CKE can go LOW tIHCKE after the clock on which the REFRESH command is registered.

Figure 51: ACTIVATE Command to Power-Down Entry



Note: 1. CKE can go LOW at tIHCKE after the clock on which the ACTIVATE command is registered.

Figure 52: PRECHARGE Command to Power-Down Entry



Note: 1. CKE can go LOW tIHCKE after the clock on which the PRECHARGE command is registered.



Tx + 3Tx + 4Tx + 6Tx + 7Tx + 9CK# <sup>t</sup>ISCKE CKE1 CMD DO D<sub>OUT</sub> D<sub>OUT</sub> D<sub>OUT</sub> D<sub>OUT</sub> DQS# DQS

Figure 53: MRR Command to Power-Down Entry

Note: 1. CKE can be registered LOW at (RL + RU(tDQSCK/tCK)+ BL/2 + 1) clock cycles after the clock on which the MRR command is registered.




Figure 54: MRW Command to Power-Down Entry

Note: 1. CKE can be registered LOW tMRW after the clock on which the MRW command is registered.

### Deep Power-Down

Deep power-down (DPD) is entered when CKE is registered LOW with CS# LOW, CA0 HIGH, CA1 HIGH, and CA2 LOW at the rising edge of the clock. The NOP command must be driven in the clock cycle following power-down entry. CKE must not go LOW while MRR

or MRW operations are in progress. CKE can go LOW while other operations such as ACTIVATE, auto precharge, PRECHARGE, or

REFRESH are in progress, however, deep power-down IDD specifications will not be applied until those operations complete.

The contents of the array will be lost upon entering DPD mode.

In DPD mode, all input buffers except CKE, all output buffers, and the power supply to internal circuitry are disabled within the device.VREFDQ can be at any level between 0 and VDDQ, and VREFCA can be at any level between 0 and VDDCA during DPD.

All power supplies (including VREF) must be within the specified limits prior to exiting DPD (see AC and DC Operating Conditions).

To exit DPD, CKE must be HIGH, tISCKE must be complete, and the clock must be stable. To resume operation, the device must be fully reinitialized using the power-up initialization sequence.






Figure 55: Deep Power-Down Entry and Exit Timing

Notes: 1. The initialization sequence can start at any time after Tx + 1.

 $2.\ tINIT3\ and\ Tx+1\ refer\ to\ timings\ in\ the\ initialization\ sequence.\ For\ details,\ see\ Mode\ Register\ Definition.$ 

## **Input Clock Frequency Changes and Stop Events**

Input Clock Frequency Changes and Clock Stop with CKE LOW

During CKE LOW, Mobile LPDDR2 devices support input clock frequency changes and clock stop under the following conditions:

- Refresh requirements are met
- Only REFab or REFpb commands can be in process
- Any ACTIVATE or PRECHARGE commands have completed prior to changing the frequency
- Related timing conditions,tRCD and tRP, have been met prior to changing the frequency
- The initial clock frequency must be maintained for a minimum of two clock cycles after CKE goes LOW
- The clock satisfies tCH(abs) and tCL(abs) for a minimum of two clock cycles prior to CKE going HIGH

For input clock frequency changes, tCK(MIN) and tCK(MAX) must be met for each clock cycle.

After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set theWR, RL, etc.

 $These \ settings \ may \ require \ adjustment \ to \ meet \ minimum \ timing \ requirements \ at \ the \ target \ clock \ frequency.$ 

For clock stop, CK is held LOW and CK# is held HIGH.



### Input Clock Frequency Changes and Clock Stop with CKE HIGH

During CKE HIGH, LPDDR2 devices support input clock frequency changes and clock stop under the following conditions:

- REFRESH requirements are met.
- Any ACTIVATE, READ, WRITE, PRECHARGE, MRW, or MRR commands must have completed, including any associated data bursts, prior to changing the frequency.
- Related timing conditions, tRCD, tWR, tWRA, tRP, tMRW, and tMRR, etc., are met
- CS# must be held HIGH
- Only REFab or REFpb commands can be in process

The device is ready for normal operation after the clock satisfies tCH(abs) and tCL(abs) for a minimum of 2 × tCK + tXP.

For input clock frequency changes, tCK(MIN) and tCK(MAX) must be met for each clock cycle.

After the input clock frequency is changed, additional MRW commands may be required to set the WR, RL, etc. These settings may require adjustment to meet minimum timing requirements at the target clock frequency.

For clock stop, CK is held LOW and CK# is held HIGH.

#### **NO OPERATION Command**

The NO OPERATION (NOP) command prevents the device from registering any unwanted commands issued between operations. A NOP command can only be issued at clock cycle N when the CKE level is constant for clock cycle N-1 and clock cycle N. The NOP command has two possible encodings: CS# HIGH at the clock rising edge N; and CS# LOW with CAO,

CA1, CA2 HIGH at the clock rising edge N.

The NOP command will not terminate a previous operation that is still in process, such as a READ burst or WRITE burst cycle.

### **Simplified Bus Interface State Diagram**

The state diagram provides a simplified illustration of the bus interface, supported state transitions, and the commands that control them. For a complete description of device behavior, use the information provided in the state diagram with the truth tables and timing specifications. The truth tables describe device behavior and applicable restrictions when considering the actual state of all banks.

### **Truth Tables**

Truth tables provide complementary information to the state diagram. They also clarify device behavior and applicable restrictions when considering the actual state of the banks. Unspecified operations and timings are illegal. To ensure proper operation after an illegal event, the device must be powered down and then restarted using the specified initialization sequence before normal operation can continue.



Table30: Command Truth table

Notes 1-11 apply to all parameters conditions

	Coi	mmand P	ins					CA	Pins					
Command	Ci	<b>(E</b>	66.11	640	644	642	643	644	645	646		646	640	CK Edge
	CK(n-1)	CK(n)	CS#	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	Luge
NADVA/	Н	Н	L	L	L	L	L	MA0	MA1	MA2	MA3	MA4	MA5	1
MRW	Н	Н	Х	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	t
MRR	Н	Н	L	L	L	L	Н	MA0	MA1	MA2	MA3	MA4	MA5	
IVIIII	Н	Н	Х	MA6	MA7					X				7
REFRESH	Н	Н	L	L	L	Н	L			)	X			
(per bank)	Н	Н	Х						X					<b>T</b>
REFRESH	Н	Н	L	L	L	Н	Н			)	X			
(all banks)	Н	Н	Х						X					7_
Enter self	Н	L	L	L	L	Н				Х				
refresh	Х	L	Х						X	1				<u>+</u>
ACTIVATE	Н	Н	L	L	Н	R8	R9	R10	R11	R12	BA0	BA1	BA2	
(bank)	Н	Н	Х	R0	R1	R2	R3	R4	R5	R6	R7	R13	R14	<u> </u>
WRITE(bank)	Н	Н	L	Н	L	L	RFU	RFU	C1	C2	BA0	BA1	BA2	<u>_</u>
	Н	Н	Х	AP	C3	C4	C5	C6	C7	C8	C9	C10	C11	*
READ bank)	Н	Н	L	Н	L	Н	RFU	RFU	C1	C2	BA0	BA1	BA2	
	Н	Н	Х	AP	C3	C4	C5	C6	C7	C8	C9	C10	C11	<u> </u>
PRECHARGE	Н	Н	L	Н	Н	L	Н	AB	Х	Х	BA0	BA1	BA2	
(bank)	Н	H	X	<u> </u>	<del></del>	<del> </del>	X					<u> </u>		
BST	Н	Н	L	Н	Н	L	L		.,		X			1
	Н	H	X .	l	<del></del>	· .			X					<u> </u>
Enter DPD	Н	L	L	Н	Н	L			.,	Х				1
	X	L	X	<u> </u>	<del></del>	<del></del>			X					
NOP	H	H	L	Н	Н	Н			· · · · · · · · · · · · · · · · · · ·	Х	C9 C10 C11  BA0 BA1 BA2			<u> </u>
Maintain PD,	Н .	Н .	X	ļ.,.					X	.,				<u>_</u>
SREF, DPD,	L	L	L	Н	Н	Н				Х				1
(NOP)	L	L	Х						X					<u> </u>
NOP	Н	Н	Н						X					<u>-</u> F
	Н	Н	Х						X					<u> </u>
Maintain PD, SREF, DPD,	L	L	Н						X					<u> </u>
(NOP)	L	L	Х					,	X					<u>+</u>
Enter	Н	L	Н						X					
power-down	Х	L	Х						X					1
Exit PD, SREF,	L	Н	Н						X					<u>_</u>
DPD	Х	Н	Х						X					Ł

Notes: 1. All commands are defined by the current state of CS#, CA0, CA1, CA2, CA3, and CKE at the rising edge of the clock.



<sup>2.</sup> Bank addresses (BA) determine which bank will be operated upon.

<sup>3.</sup> AP HIGH during a READ or WRITE command indicates that an auto precharge will occur To the bank associated with the READ or WRITE command.

- 4. X indicates a "Don't Care" state, with a defined logic level, either HIGH (H) or LOW (L).
- 5. Self refresh exit and DPD exit are asynchronous.
- 6. VREF must be between 0 and VDDQ during self refresh and DPD operation.
- 7. CAxr refers to command/address bit "x" on the rising edge of clock.
- 8. CAxf refers to command/address bit "x" on the falling edge of clock.
- 9. CS# and CKE are sampled on the rising edge of the clock.
- 10. Per-bank refresh is only supported in devices with eight banks.
- 11. he least-significant column address CO is not transmitted on the CA bus, and is inferred to be zero.

Table31: CKE Truth Table

Notes 1-5 apply to all parameters and conditions; L=LOW, H=HIGH, X="Don't Care"

Current State	CKEn-1	CKEn	CS#	Command n	Operation n	Next State	Notes
Active power-down	L	L	Х	Х	Maintain active power-down	Active power-down	
power-down	L	Н	Н	NOP	Exit active power-down	Active	6, ,7
Idle power-down	L	L	Х	Х	Maintain idle power-down	Idle power-down	
	L	Н	Н	NOP	Exit idle power-down	Idle	6, 7
Resetting idle	L	L	Х	Х	Maintain resetting power-down	Resetting power-down	
power-down	L H H NOP Exit resetting power-down  L L X X Maintain deep power-down		Idle or resetting	6, 7, 8			
Deep power-down	L	L	Х	Х	Maintain deep power-down	Deep power-down	
	L	Н	Н	NOP	Exit deep power-down	Power-on	9
Self refresh	L	L	Х	Х	Maintain self refresh	Self refresh	
Sell refresh	L	Н	Н	NOP	Exit self refresh	Idle	10, 11
Bank(s) active	Н	L	Н	NOP	Enter active power-down	Active power-down	
	Н	L	Н	NOP	Enter idle power-down	Idle power-down	
All banks idle	Н	L	L	Enter self refresh	Enter self refresh	Self refresh	
	н	L	L	DPD	Enter deep power-down	Deep power-down	
Resetting	Н	L	H	NOP	Enter deep power-down	Resetting power-down	
Other states	Н	Н		R	efer to the command truth table		

Notes : 1. Current state = the state of the device immediately prior to the clock rising edge  $\it n$ .

- 2. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 3. CKEn = the logic state of CKE at clock rising edge n; CKEn-1 was the state of CKE at the previous clock edge.
- 4. CS#= the logic state of CS# at the clock rising edge n.
- 5. Command n = the command registered at clock edge n, and operation n is a result of command n.
- $\hbox{6. Power-down exit time (tXP) must elapse before any command other than NOP is issued. } \\$



- 7. The clock must toggle at least twice prior to the tXP period.
- 8. Upon exiting the resetting power-down state, the device will return to the idle state if tINIT5 has expired.
- 9. The DPD exit procedure must be followed as described in Deep Power-Down (page 60).
- 10. Self refresh exit time (tXSR) must elapse before any command other than NOP is issued.
- 11. The clock must toggle at least twice prior to the tXSR time.

Table32: Current State Bank n to Command to Bank n Truth Table

Notes 1-5 apply to all parameters and conditions

Current State	Command	Operation	Next State	Notes
Any	NOP	Continue previous operation	Current state	
	ACTIVATE	Select and activate row	Active	
	Refresh (per bank)	Begin to refresh	Refreshing (per bank)	6
	Refresh (all banks)	Begin to refresh	Refreshing (all banks)	7
Idle	MRW	Load value to mode register	MR writing	7
	MRR	Read value from mode register	Idle, MR reading	
	RESET	Begin device auto initialization	Resetting	7, 8
	PRECHARGE Dead READ Sele WRITE Sele	Deactivate row(s) in bank or banks	Precharging	9, 10
	READ	Select column and start read burst	Reading	
Down active	WRITE	Select column and start write burst	Writing	
ROW active	MRR	Read value from mode register	Active MR reading	
R	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	9
	READ	Select column and start new read burst	Reading	11, 12
Reading	WRITE	Select column and start write burst	Writing	11, 12, 13
	BST	Read burst terminate	Active	14
	WRITE	Select column and start new write burst	Writing	11, 12
Writing	READ	Select column and start read burst	Reading	11, 12, 15
	BST	Write burst terminate	Active	14
Power-on	MRW RESET	Begin device auto initialization	Resetting	7, 9
Resetting	MRR	Read value from mode register	Resetting MR reading	

Notes: 1. Values in this table apply when both CKE*n* -1 and CKEn are HIGH, and after tXSR or tXP has been met, if the previous state was power-down.

- 2. All states and sequences not shown are illegal or reserved.
- 3. Current state definitions: Idle: The bank or banks have been precharged, and tRP has been met.

  Active: A row in the bank has been activated, and tRCD has been met. No data bursts or accesses and no register accesses are in progress. Reading: A READ burst has been initiated with auto precharge disabled and has not yet terminated or been terminated. Writing: A WRITE burst has been initiated with auto precharge disabled and has not yet terminated or been terminated.
- 4. The states listed below must not be interrupted by a command issued to the same bank.
  NOP commands or supported commands to the other bank must be issued on any clock edge occurring during these states.
  Supported commands to the other banks are determined by that bank's current state, and the definitions given in Table 33.



Precharge: Starts with registration of a PRECHARGE command and ends when tRP is met. After tRP is met, the bank is in the idle state

Row activate: Starts with registration of an ACTIVATE command and ends when tRCD is met. After tRCD is met, the bank is in the active state. READ with AP enabled: Starts with registration of a READ command with auto precharge enabled and ends when tRP is met. After tRP is met, the bank is in the idle state.

- WRITE with AP enabled: Starts with registration of a WRITE command with auto precharge enabled and ends when tRP is met. After tRP is met, the bank is in the idle state.
- 5. The states listed below must not be interrupted by any executable command. NOP commands must be applied to each rising clock edge during these states. Refresh (per bank): Starts with registration of a REFRESH (per bank) command and ends when tRFCpb is met. After tRFCpb is met, the bank is in the idle state. Refresh (all banks): Starts with registration of a REFRESH (all banks) command and ends when tRFCab is met. After tRFCab is met, the device is in the all banks idle state. Idle MR reading: Starts with registration of the MRR command and ends when tMRR is met. After tMRR is met, the device is in the all banks idle state.

Resetting MR reading: Starts with registration of the MRR command and ends when tMRR is met. After tMRR is met, the device is in the all banks idle state. Active MR reading: Starts with registration of the MRR command and ends when tMRR is met. After tMRR is met, the bank is in the active state. MR writing: Starts with registration of the MRW command and ends when tMRW is met.

After tMRW is met, the device is in the all banks idle state. Precharging all: Starts with registration of a PRECHARGE ALL command and ends when tRP is met. After tRP is met, the device is in the all banks idle state.

- 6. Bank-specific; requires that the bank is idle and no bursts are in progress.
- 7. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 8. Not bank-specific.
- 9. This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for pre-
- 10. If a PRECHARGE command is issued to a bank in the idle state, tRP still applies.
- 11. A command other than NOP should not be issued to the same bank while a burst READ or burst WRITE with auto precharge is enabled.
- 12. The new READ or WRITE command could be auto precharge enabled or auto precharge disabled.
- 13. A WRITE command can be issued after the completion of the READ burst; otherwise, a BST must be issued to end the READ prior to asserting a WRITE command.
- 14. Not bank-specific. The BST command affects the most recent READ/WRITE burst started by the most recent READ / WRITE command, regardless of bank.
- 15. A READ command can be issued after completion of the WRITE burst; otherwise, a BST must be used to end the WRITE prior to asserting another READ command.



Table 33: Current State Bank n to Command to Bank m Truth Table

Notes 1–6 apply to all parameters and conditions

Current State of Bank n	Command to Bank m	Operation	Next State for Bank m	notes
Any	NOP	Continue previous operation	Current State of Bank m	
Idle	Any	Any command supported to Bank m	-	7
	ACTIVATE	Select and activate row in bank m	Active	8
	READ	Select column and start READ Burst from bank m	Reading	9
Row activating, active,	WRITE	Select column and start WRITE burst to bank m	Writing	9
or precharging	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
o. p. co	MRR	READ value from mode register	Idle MR reading or Active MR reading	11,12,13
	BST	READ or WRITE burst terminates an ongoing READ/WRITE from/to bank m	Active	7
	READ	Select column and start READ burst from bank m	Reading  Writing  Active  Precharging  Reading	9
Reading (auto precharge disabled)	WRITE	Select column and start WRITE burst to bank m	Writing	9,14
	ACTIVATE	Select and activate row in bank m	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
	READ	Select column and start READ burst from bank m	Reading	9,15
Writing (auto precharge disabled)	WRITE	Select column and start WRITE burst to bank m	Writing	9
, , ,	ACTIVATE	Select and activate row in bank m	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
	READ	Select column and start READ burst from bank m	Reading	9,16
Reading with auto precharge	WRITE	Select column and start WRITE burst to bank m	Writing	9,14,16
	ACTIVATE	Select and activate row in bank m	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
	READ	Select column and start READ burst from bank m	Reading	9,15,16
Writing with auto precharge	WRITE	Select column and start WRITE burst to bank m	Writing	9,16
	ACTIVATE	Select and activate row in bank m	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
Power-on	MRW RESET	Begin device auto initialization	Resetting	17,18
Resetting	MRR	Read value from mode register	Resetting MR reading	

Notes: 1. This table applies when: the previous state was self refresh or power-down; after tXSR or tXP has been met; and both CKEn -1 and CKEn are HIGH.

2. All states and sequences not shown are illegal or reserved.



#### 3. Current state definitions:

Idle: The bank has been precharged and tRP has been met.

Active: A row in the bank has been activated, tRCD has been met, no data bursts or accesses and no register accesses are in progress. Read: A READ burst has been initiated with auto precharge disabled and the READ has not yet terminated or been terminated. Write: A WRITE burst has been initiated with auto precharge disabled and the WRITE has not yet terminated or been terminated.

- 4. Refresh, self refresh, and MRW commands can only be issued when all banks are idle.
- 5. A BST command cannot be issued to another bank; it applies only to the bank represented by the current state.
- 6. The states listed below must not be interrupted by any executable command.

NOP commands must be applied during each clock cycle while in these states:

Idle MRR: Starts with registration of the MRR command and ends when tMRR has been met.

After tMRR is met, the device is in the all banks idle state.

Reset MRR: Starts with registration of the MRR command and ends when tMRR has been met.

After tMRR is met, the device is in the all banks idle state.

Active MRR: Starts with registration of the MRR command and ends when tMRR has been met.

After tMRR is met, the bank is in the active state.

MRW: Starts with registration of the MRW command and ends when tMRW has been met.

After tMRW is met, the device is in the all banks idle state.

- 7. BST is supported only if a READ or WRITE burst is ongoing.
- 8. tRRD must be met between the ACTIVATE command to bank n and any subsequent ACTIVATE command to bank m.
- 9. READs or WRITEs listed in the command column include READs and WRITEs with or without auto precharge enabled.
- 10. This command may or may not be bank-specific.

If all banks are being precharged, they must be in a valid state for precharging.

- 11. MRR is supported in the row-activating state.
- 12. MRR is supported in the precharging state.
- 13. The next state for bank m depends on the current state of bank m (idle, row-activating, precharging, or active).
- 14. A WRITE command can be issued after the completion of the READ burst;

otherwise a BST must be issued to end the READ prior to asserting a WRITE command.

- 15. A READ command can be issued after the completion of the WRITE burst;
  - otherwise, a BST must be issued to end the WRITE prior to asserting another READ command.
- 16. A READ with auto precharge enabled or a WRITE with auto precharge enabled can be followed by any valid command to other banks provided that the timing restrictions in the PRECHARGE and Auto Precharge Clarification table are met.
- 17. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 18. RESET command is achieved through MODE REGISTER WRITE command.

Table 34: DM Truth Table

Functional Name	DM	DQ	notes
Write enable	L	Valid	1
Write inhibit	Н	X	1

Note: 1. Used to mask write data, and is provided simultaneously with the corresponding input data.



# **Electrical Specifications**

#### **Absolute Maximum Ratings**

Stresses greater than those listed below may cause permanent damage to the device.

This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this document is not implied.

Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

**Table 35: Absolute Maximum DC Ratings** 

Parameter	Symbol	Min	Max	Unit	Notes
VDD1 supply voltage relative to VSS	VDD1	-0.4	+2.3	V	1
VDD2 supply voltage relative to VSS	VDD2 (1.2V)	-0.4	+1.6	V	1
VDDCA supply voltage relative to VSSCA	VDDCA	-0.4	+1.6	V	1,2
VDDQ supply voltage relative to VSSQ	VDDQ	-0.4	+1.6	V	1,3
Voltage on any ball relative to VSS	V <sub>IN</sub> , V <sub>OUT</sub>	-0.4	+1.6	V	
Storage temperature	T <sub>STG</sub>	-55	+125	°C	4

Notes: 1. See 1. Voltage Ramp under Power-Up (page 7).

- 2. VREFCA 0.6 ≤ VDDCA; however, VREFCA may be ≥ VDDCA provided that VREFCA ≤ 300mV.
- 3. VREFDQ  $0.6 \le VDDQ$ ; however, VREFDQ may be  $\ge VDDQ$  provided that VREFDQ  $\le 300 mV$ .
- 4. Storage temperature is the case surface temperature on the center/top side of the device. For measurement conditions, refer to the JESD51-2 standard.

# **Input/Output Capacitance**

## **Table 36: Input/Output Capacitance**

Note 1 applies to all parameters and conditions

Parameter	Cumhal	LPDDR2 1	.066-466	LPDDR2	400-200	Unit	Notes
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Input capacitance, CK and CK#	CCK	1.0	2.0	1.0	2.0	pF	1
Input capacitance delta, CK and CK#	CDCK	0	0.2	0	0.25	pF	1
Input capacitance, all other input Only pins	CI	1.0	2.0	1.0	2.0	pF	1,2
Input capacitance delta, all other input Only pins	CDI	-0.40	+0.40	-0.50	+0.50	pF	1,3
Input/output capacitance, DQ,DM,DQS, DQS#	CIO	1.25	2.5	1.25	2.5	pF	
Input/output capacitance delta, DQS, DQS#	CDDQS	0	0.25	0	0.30	pF	
Input/output capacitance delta, DQ,DM	CDIO	-0.5	+0.5	-0.6	+0.6	pF	
Input/output capacitance ZQ	CZQ	0	2.5	0	2.5	pF	4

 $Notes: 1. \ Tc - 25 ^{\circ}C \ to \ + 105 ^{\circ}C; \ Vddq = 1.14 - 1.3V; \ Vdda = 1.14 - 1.3V; \ Vdd1 = 1.7 - 1.95V; \ Vdd2 = 1.14 - 1.3V.$ 

- 2. This parameter applies to die devices only (does not include package capacitance).
- 3. This parameter is not subject to production testing. It is verified by design and characterization.

  The capacitance is measured according to JEP147 (procedure for measuring input capacitance using a vector network analyzer), with VDD1, VDD2, VDDQ, VSS, VSSCA, and VSSQ applied; all other pins are left floating.
- 4. Absolute value of Сск Сск#.
- 5. Cı applies to CS#, CKE, and CA[9:0].



- 6.  $CDI = CI 0.5 \times (CCK + CCK#)$ .
- 7. DM loading matches DQ and DQS.
- 8. MR3 I/O configuration drive strength OP[3:0] = 0001b (34.3 ohm typical).
- 9. Absolute value of CDQs and CDQs#.
- 10. CDIO = CIO  $0.5 \times (CDQS + CDQS#)$  in byte-lane.
- 11. Maximum external load capacitance on ZQ pin: 5pF.

### **Electrical Specifications – IDD Specifications and Conditions**

The following definitions and conditions are used in the IDD measurement tables unless stated otherwise:

- LOW:VIN ≤VIL(DC)max
- HIGH:VIN ≥VIH(DC)min
- STABLE: Inputs are stable at a HIGH or LOW level
- SWITCHING: See the following three tables

## **Table 37: Switching for CA Input Signals**

Notes 1–3 apply to all parameters and conditions

Parameter	CK Rising/ CK# Falling									
Cycle	Ň		N+1		N-	N+2		N+3		
CS#	HI	GH	HI	GH	HI	GH	HIG	Н		
CA0	Н	L	L	L	L	Н	Н	Н		
CA1	Н	Н	Н	L	L	L	L	Н		
CA2	Н	L	L	L	L	Н	Н	Н		
CA3	Н	Н	Н	L	L	L	L	Н		
CA4	Н	L	L	L	L	Н	Н	Н		
CA5	Н	Н	Н	L	L	L	L	Н		
CA6	Н	L	L	L	L	Н	Н	Н		
CA7	Н	Н	Н	L	L	L	L	Н		
CA8	Н	L	L	L	L	Н	Н	Н		
CA9	Н	Н	Н	L	L	L	L	Н		

Notes: 1. CS# must always be driven HIGH.

- 2. For each clock cycle, 50% of the CA bus is changing between HIGH and LOW.
- 3. The noted pattern (N, N + 1, N + 2, N + 3...) is used continuously during IDD measurement for IDD values that require switching on the CA bus.



Table 38: Switching for IDD4R

Clock	CKE	CS#	Clock Cycle Number	Command	CA[2:0]	CA[9:3]	All DQ
Rising	Н	L	N	Read_Rising	HLH	LHLHLHL	L
Falling	Н	L	N	Read_Falling	LLL	LLLLLLL	L
Rising	Н	Н	N+1	NOP	LLL	LLLLLLL	Н
Falling	Н	Н	N+1	NOP	HLH	LHLLHLH	L
Rising	Н	L	N+2	Read_Rising	HLH	LHLLHLH	Н
Falling	Н	L	N+2	Read_Falling	LLL	нннннн	Н
Rising	Н	Н	N+3	NOP	LLL	нннннн	Н
Falling	Н	Н	N+3	NOP	HLH	LHLHLHL	L

Notes: 1. Data strobe (DQS) is changing between HIGH and LOW with every clock cycle.

2. The noted pattern (N, N + 1...) is used continuously during IDD measurement for IDD4R

Table 39: Switching for IDD4W

Clock	CKE	CS#	Clock Cycle Number	Command	CA[2:0]	CA[9:3]	All DQ
Rising	Н	L	N	Write Rising	LLH	LHLHLHL	L
Falling	Н	L	N	Write Falling	LLL	LLLLLLL	L
Rising	Н	Н	N+1	NOP	LLL	LLLLLLL	Н
Falling	Н	Н	N+1	NOP	LLH	LHLLHLH	L
Rising	Н	L	N+2	Write Rising	LLH	LHLLHLH	Н
Falling	Н	L	N+2	Write Falling	LLL	нннннн	Н
Rising	Н	Н	N+3	NOP	LLL	нннннн	Н
Falling	Н	Н	N+3	NOP	LLH	LHLHLHL	L

Notes: 1. Data strobe (DQS) is changing between HIGH and LOW with every clock cycle.

- 2. Data masking (DM) must always be driven LOW.
- 3. The noted pattern (N, N + 1...) is used continuously during IDD measurement for IDD4w.



Table 40: IDD Specification and Conditions(X16)

Demonstrat Constitution	C li l	B	Data Rate	11.3	
Parameter / Condition	Symbol	Power Supply	-25	Unit	Notes
Operating one bank active-precharge current (SDRAM) :	IDD01	VDD1	20		
tCK = tCKmin; tRC = tRCmin; CKE is HIGH; CS# is HIGH between valid commands; CA bus inputs are switching;	IDD02	VDD2	65	mA	
Data bus inputs are stable	IDD0in	VDDCA,VDDQ	8		4
Idle power-down standby current: tCK = tCKmin; CKE is LOW; CS# is	IDD2P1	VDD1	800		
HIGH; All banks are idle; CA bus inputs are switching; Data bus inputs	IDD2P2	VDD2	1600	μΑ	
are stable	IDD2P,in	VDDCA,VDDQ	100		4
Idle power-down standby current with clock stop: CK = LOW, CK# =	IDD2PS1	VDD1	800		
HIGH; CKE is LOW; CS# is HIGH; All banks are idle; CA bus inputs are	IDD2PS2	VDD2	1600	μΑ	
stable; Data bus inputs are stable	IDD2PS,in	VDDCA,VDDQ	100		4
Idle non-power-down standby current: tCK = tCKmin; CKE is HIGH; CS#	IDD2N1	VDD1	1.7		
is HIGH; All banks are idle; CA bus inputs are switching; Data bus	IDD2N2	VDD2	38	mA	
inputs are stable	IDD2N,in	VDDCA,VDDQ	8		4
Idle non-power-down standby current with clock stopped: CK = LOW;	IDD2NS1	VDD1	1.7		
CK# = HIGH; CKE is HIGH; CS# is HIGH; All banks are idle; CA bus inputs	IDD2NS2	VDD2	16	mA	
are stable; Data bus inputs are stable	IDD2NS,in	VDDCA, VDDQ	8		4
Active power-down standby current: tCK = tCKmin; CKE is LOW; CS# is	IDD3P1	VDD1	2000	μΑ	
HIGH; One bank is active; CA bus inputs are switching; Data bus inputs	IDD3P2	VDD2	4	mA	
are stable	IDD3P,in	VDDCA, VDDQ	120	μΑ	4
Active power-down standby current with clock stop: CK = LOW, CK# =	IDD3PS1	VDD1	2000	μΑ	
HIGH; CKE is LOW; CS# is HIGH; One bank is active; CA bus inputs are	IDD3PS2	VDD2	4	mA	
stable; Data bus inputs are stable	IDD3PS,in	VDDCA, VDDQ	120	μΑ	4
Active non-power-down standby current: tCK = tCKmin; CKE is HIGH;	IDD3N1	VDD1	2		
CS# is HIGH; One bank is active; CA bus inputs are switching; Data bus	IDD3N2	VDD2	40	mA	
inputs are stable	IDD3N,in	VDDCA, VDDQ	8		4
Active non-power-down standby current with clock stopped :	IDD3NS1	VDD1	2		
CK = LOW, CK# = HIGH CKE is HIGH; CS# is HIGH; One bank is active; CA	IDD3NS2	VDD2	24	mA	
bus inputs are stable; Data bus inputs are stable	IDD3NS,in	VDDCA, VDDQ	8		4



Table 41: IDD Specification and Conditions(X16) (continued)

Dougnoston / Condition	Complete al	Barray Creath	Data Rate	11	Natas
Parameter / Condition	Symbol	Power Supply	-25	Unit	Notes
Operating burst READ current: tCK = tCKmin;	IDD4R1	VDD1	5		
CS# is HIGH between valid commands; One bank is active; BL = 4; RL = RL (MIN); CA bus inputs are switching; 50% data change	IDD4R2	VDD2	220	mA	
each burst transfer	IDD4R,in	VDDCA	8	mA mA mA μA	
Operating burst WRITE current: tCK = tCKmin; CS# is HIGH between	IDD4W1	VDD1	10		
valid commands; One bank is active; BL = 4; WL = WLmin; CA bus	IDD4W2	VDD2	185	mA	
inputs are switching; 50% data change each burst transfer	IDD4W,in	VDDCA, VDDQ	28		4
All-bank REFRESH burst current: tCK = tCKmin; CKE is HIGH between	IDD51	VDD1	20		
valid commands; tRC = tRFCabmin; Burst refresh; CA bus inputs are	IDD52	VDD2	130	0 mA	
switching; Data bus inputs are stable	IDD5IN	VDDCA, VDDQ	8		4
All-bank REFRESH average current: tCK = tCKmin;	IDD5AB1	VDD1	6		
CKE is HIGH between valid commands; tRC = tREFI;	IDD5AB2	VDD2	40	mA	
CA bus inputs are switching; Data bus inputs are stable	IDD5AB,in	VDDCA, VDDQ	8		4
Per-bank REFRESH average current: tCK = tCKmin;	IDD5PB1	VDD1	6		5
CKE is HIGH between valid commands; tRC = tREFI/8;	IDD5PB2	VDD2	40	mA	5
CA bus inputs are switching; Data bus inputs are stable	IDD5PB,in	VDDCA, VDDQ	8		4, 5
Self refresh current (–25°C to +85°C): CK = LOW, CK# = HIGH;	IDD61	VDD1	1400		6
CKE is LOW; CA bus inputs are stable; Data bus inputs are stable;	IDD62	VDD2	3000	μΑ	6
Maximum 1x self refresh rate	IDD6IN	VDDCA, VDDQ	100		4,6
David Colonia	IDD81	VDD1	50		7
Deep power-down current: CK = LOW, CK# = HIGH; CKE is LOW; CA bus inputs are stable; Data bus inputs are stable	IDD82	VDD2	30	μΑ	7
CAL IS 2017, GA Sus inputs are studie, Duta sus inputs are studie	IDD8IN	VDDCA, VDDQ	30		4, 7

Notes: 1. IDD values are the maximum of the distribution of the arithmetic mean.

- 2. IDD current specifications are tested after the device is properly initialized.
- 3. The 1x self refresh rate is the rate at which the device is refreshed internally during self refresh, before going into the extended temperature range.
- 4. Measured currents are the sum of VDDQ and VDDCA.
- 5. Per-bank REFRESH is only applicable for LPDDR2-S4 device densities 1Gb or higher.
- 6. This is the general definition that applies to full-array self refresh.
- 7. IDD6ET and IDD8 are typical values, are sampled only, and are not tested.



Table 42: IDD Specification and Conditions(X32)

December / Good Wine	6	D	Data Rate	11.3	
Parameter / Condition	Symbol	Power Supply	-25	Unit	Notes
Operating one bank active-precharge current (SDRAM) :	IDD01	VDD1	20		
tCK = tCKmin; tRC = tRCmin; CKE is HIGH; CS# is HIGH between valid commands; CA bus inputs are switching;	IDD02	VDD2	65	mA	
Data bus inputs are stable	IDD0in	VDDCA,VDDQ	8		4
Idle power-down standby current: tCK = tCKmin; CKE is LOW; CS# is	IDD2P1	VDD1	800		
HIGH; All banks are idle; CA bus inputs are switching; Data bus inputs	IDD2P2	VDD2	1600	μΑ	
are stable	IDD2P,in	VDDCA,VDDQ	100		4
Idle power-down standby current with clock stop: CK = LOW, CK# =	IDD2PS1	VDD1	800		
HIGH; CKE is LOW; CS# is HIGH; All banks are idle; CA bus inputs are	IDD2PS2	VDD2	1600	μΑ	
stable; Data bus inputs are stable	IDD2PS,in	VDDCA,VDDQ	100		4
Idle non-power-down standby current: tCK = tCKmin; CKE is HIGH; CS#	IDD2N1	VDD1	1.7		
is HIGH; All banks are idle; CA bus inputs are switching; Data bus	IDD2N2	VDD2	38	mA	
inputs are stable	IDD2N,in	VDDCA,VDDQ	8		4
Idle non-power-down standby current with clock stopped: CK = LOW;	IDD2NS1	VDD1	1.7		
CK# = HIGH; CKE is HIGH; CS# is HIGH; All banks are idle; CA bus inputs	IDD2NS2	VDD2	16	mA	
are stable; Data bus inputs are stable	IDD2NS,in	VDDCA, VDDQ	8		4
Active power-down standby current: tCK = tCKmin; CKE is LOW; CS# is	IDD3P1	VDD1	2000	μΑ	
HIGH; One bank is active; CA bus inputs are switching; Data bus inputs	IDD3P2	VDD2	4	mA	
are stable	IDD3P,in	VDDCA, VDDQ	120	μΑ	4
Active power-down standby current with clock stop: CK = LOW, CK# =	IDD3PS1	VDD1	2000	μΑ	
HIGH; CKE is LOW; CS# is HIGH; One bank is active; CA bus inputs are	IDD3PS2	VDD2	4	mA	
stable; Data bus inputs are stable	IDD3PS,in	VDDCA, VDDQ	120	μΑ	4
Active non-power-down standby current: tCK = tCKmin; CKE is HIGH;	IDD3N1	VDD1	2		
CS# is HIGH; One bank is active; CA bus inputs are switching; Data bus	IDD3N2	VDD2	40	mA	
inputs are stable	IDD3N,in	VDDCA, VDDQ	8		4
Active non-power-down standby current with clock stopped :	IDD3NS1	VDD1	2		
CK = LOW, CK# = HIGH CKE is HIGH; CS# is HIGH; One bank is active; CA	IDD3NS2	VDD2	24	mA	
bus inputs are stable; Data bus inputs are stable	IDD3NS,in	VDDCA, VDDQ	8		4



Table 43: IDD Specification and Conditions(X32) (continued)

Dougnoston / Condition	Complete al	Barray Creath	Data Rate	11	Natas
Parameter / Condition	Symbol	Power Supply	-25	Unit	Notes
Operating burst READ current: tCK = tCKmin;	IDD4R1	VDD1	5		
CS# is HIGH between valid commands; One bank is active; BL = 4; RL = RL (MIN); CA bus inputs are switching; 50% data change	IDD4R2	VDD2	220	mA	
each burst transfer	IDD4R,in	VDDCA	8		
Operating burst WRITE current: tCK = tCKmin; CS# is HIGH between	IDD4W1	VDD1	10		
valid commands; One bank is active; BL = 4; WL = WLmin; CA bus	IDD4W2	VDD2	185	mA	
inputs are switching; 50% data change each burst transfer	IDD4W,in	VDDCA, VDDQ	28		4
All-bank REFRESH burst current: tCK = tCKmin; CKE is HIGH between	IDD51	VDD1	20		
valid commands; tRC = tRFCabmin; Burst refresh; CA bus inputs are	IDD52	VDD2	130	mA	
switching; Data bus inputs are stable	IDD5IN	VDDCA, VDDQ	8		4
All-bank REFRESH average current: tCK = tCKmin;	IDD5AB1	VDD1	6		
CKE is HIGH between valid commands; tRC = tREFI;	IDD5AB2	VDD2	40	mA	
CA bus inputs are switching; Data bus inputs are stable	IDD5AB,in	VDDCA, VDDQ	8		4
Per-bank REFRESH average current: tCK = tCKmin;	IDD5PB1	VDD1	6		5
CKE is HIGH between valid commands; tRC = tREFI/8;	IDD5PB2	VDD2	40	mA	5
CA bus inputs are switching; Data bus inputs are stable	IDD5PB,in	VDDCA, VDDQ	8		4, 5
Self refresh current (–25°C to +85°C): CK = LOW, CK# = HIGH;	IDD61	VDD1	1400		6
CKE is LOW; CA bus inputs are stable; Data bus inputs are stable;	IDD62	VDD2	3000	μΑ	6
Maximum 1x self refresh rate	IDD6IN	VDDCA, VDDQ	100		4,6
David Colonia	IDD81	VDD1	50		7
Deep power-down current: CK = LOW, CK# = HIGH; CKE is LOW; CA bus inputs are stable; Data bus inputs are stable	IDD82	VDD2	30	μΑ	7
CAL IS 2017, GA Sus inputs are studie, Duta sus inputs are studie	IDD8IN	VDDCA, VDDQ	30		4, 7

Notes: 1. IDD values are the maximum of the distribution of the arithmetic mean.

- 2. IDD current specifications are tested after the device is properly initialized.
- 3. The 1x self refresh rate is the rate at which the device is refreshed internally during self refresh, before going into the extended temperature range.
- 4. Measured currents are the sum of VDDQ and VDDCA.
- 5. Per-bank REFRESH is only applicable for LPDDR2-S4 device densities 1Gb or higher.
- 6. This is the general definition that applies to full-array self refresh.
- 7. IDD6ET and IDD8 are typical values, are sampled only, and are not tested.



Table 44: IDD6 Partial-Array Self Refresh Current

VDD2, VDDQ, VDDCA = 1.14–1.30V; VDD1 = 1.70–1.95V

PASR	Symbol	Power Supply	Unit
	VDD1	1400	
Full array	VDD2	3000	
	VDDi	100	
	VDD1	1200	
1/2 array	VDD2	2500	
	VDDi	100	
	VDD1	1000	μΑ
1/4 array	VDD2	2300	
	VDDi	100	
	VDD1	1000	
1/8 array	VDD2	2000	
	VDDi	100	



## **AC and DC Operating Conditions**

Operation or timing that is not specified is illegal. To ensure proper operation, the device must be initialized properly.

Table 45: Recommended DC Operating Conditions

Constant		LPDDR2-S4B		Davies Greek	Unit
Symbol	Min	Тур	Max	Power Supply	
VDD1	1.70	1.80	1.95	Core power 1	V
VDD2	1.14	1.20	1.30	Core power2	V
VDDCA	1.14	1.20	1.30	Input buffer power	V
VDDQ	1.14	1.20	1.30	I/O buffer power	V

Note: 1. VDD1 uses significantly less power than VDD2.

**Table 46: Input Leakage Current** 

Parameter/Condition		Min	Max	Unit	Notes
Input leakage current: For CA, CKE, CS#, CK, CK#;	A, CKE, CS#, CK, CK#;		2	uA	1
Any input $0V \le V_{IN} \le V_{DDCA}$ ; (All other pins not under test = $0V$ )		-2			1
VREF supply leakage current: VREFDQ=VDDQ/2, or VREFCA=VDDCA/2;					
(All other pins not under test = 0V)	IVREF	-1	1	uA	2

Note: 1. Although DM is for input only, the DM leakage must match the DQ and DQS/DQS# output leakage specification.

**Table 47: Operating Temperature Range** 

Parameter/Condition	Symbol	Min	Max	Unit
IT temperature range	T	-40	+85	°C
AT temperature range	TCASE	-40	+105	°C

Note: 1. Operating temperature is the case surface temperature at the center of the top side of the device.

For measurement conditions, refer to the JESD51-2 standard.

- 2. Some applications require operation in the maximum case temperature range, between 85°C and 105°C. For some LPDDR2 devices, derating may be necessary to operate in this range (see the MR4 Device Temperature (MA[7:0] = 04h) table).
- 3. Either the device operating temperature or the temperature sensor can be used to set an appropriate refresh rate, determine the need for AC timing derating, and/or monitor the operating temperature (see Temperature Sensor (page 47)). When using the temperature sensor, the actual device case temperature may be higher than the TCASE rating that applies for the operating temperature range. For example, TCASE could be above 85°C when the temperature sensor indicates a temperature of less than 85°C.



<sup>2.</sup> The minimum limit requirement is for testing purposes. The leakage current on VREFCA and VREFCA pins should be minimal.

# AC and DC Logic Input Measurement Levels for Single-Ended Signals

Table 48: Single-Ended AC and DC Input Levels for CA and CS# Inputs

Comple al	Down oton	LPDDR2-10661	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		
Symbol	Parameter	Min	Max	Min	Max	Unit	notes
VIHCA(AC)	AC input logic HIGH	VREF+0.220	Note 2	VREF+0.300	Note 2	٧	1,2
VILCA(AC)	AC input logic LOW	note 2	VREF-0.220	note 2	VREF-0.300	V	1,2
VIHCA(DC)	DC input logic HIGH	VREF+0.130	Vddca	VREF+0.200	Vddca	V	1
VILCA(DC)	DC input logic LOW	Vssca	VREF-0.130	Vssca	VREF-0.200	V	1
VREFCA(DC)	Reference voltage for CA and CS# inputs	0.49 × VDDCA	0.51 × VDDCA	0.49 × VDDCA	0.51 × VDDCA	٧	3, 4

Note: 1. For CA and CS# input-only pins. VREF = VREFCA(DC).

- 2. See Figure 65.
- 3. The AC peak noise on VREFCA could prevent VREFCA from deviating more than  $\pm 1\%$  VDDCA from VREFCA(DC) (for reference, approximately  $\pm 12$ mV).
- 4. For reference, approximately VDDCA/2  $\pm 12$ mV.

Table 49: Single-Ended AC and DC Input Levels for CKE

Symbol	Parameter	Min	Max	Unit	notes
VIHCKE	CKE input HIGH level	0.8 X VDDCA	Note 1	V	1
VILCKE	CKE input LOW level	Note 1	0.2 X VDDCA	V	1

Note: 1. See Figure 65.

Table 50: Single-Ended AC and DC Input Levels for DQ and DM

Complete	Dovomotov	LPDDR2-1066	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		
Symbol	Parameter	Min	Max	Min	Max	Unit	notes
VIHDQ(AC)	AC input logic HIGH	VREF+0.220	Note 2	VREF+0.300	Note 2	V	1,2
VILDQ(AC)	AC input logic LOW	note 2	VREF-0.220	Note 2	VREF-0.300	V	1,2
VIHDQ(DC)	DC input logic HIGH	VREF+0.130	VDDQ	VREF+0.200	VDDQ	V	1
VILDQ(DC)	DC input logic LOW	VSSQ	VREF-0.130	VSSQ	VREF-0.200	V	1
VREFDQ(DC)	Reference voltage for DQ and DM inputs	0.49 X VDDQ	0.51X VDDQ	0.49 X VDDQ	0.51 X VDDQ	V	3, 4

Note: 1. For DQ input-only pins. VREF = VREFDQ(DC).


- 2. See Figure 65.
- 3. The AC peak noise on VREFDQ could prevent VREFDQ from deviating more than  $\pm 1\%$  VDDQ from VREFDQ(DC) (for reference, approximately  $\pm 12$ mV).
- 4. For reference, approximately. VDDQ/2 ±12mV.



### **VREF Tolerances**

The DC tolerance limits and AC noise limits for the reference voltages VREFCA and VREFDQ are illustrated below. This figure shows a valid reference voltageVREF(t) as a function of time.VDD is used in place of VDDCA for VREFCA, and VDDQ for VREFDQ. VREF(DC) is the linear average of VREF(t) over a very long period of time (for example, 1 second) and is specified as a fraction of the linear average of VDDQ or VDDCA, also over a very long period of time (for example, 1 second). This average must meet the MIN/MAX requirements in Table 48. Additionally, VREF(t) can temporarily deviate from VREF(DC) by no more than ±1% VDD. VREF(t) cannot track noise on VDDQ or VDDCA if doing so would force VREF outside these specifications.

Figure 56: VREF DC Tolerance and VREF AC Noise Limits



The voltage levels for setup and hold time measurementsVIH(AC),VIH(DC),VIL(AC), and VIL(DC) are dependent onVREF.

VREF DC variations affect the absolute voltage a signal must reach to achieve a valid HIGH or LOW, as well as the time from which setup and hold times are measured. When VREF is outside the specified levels, devices will function correctly with appropriate timing deratings as long as:


- VREF is maintained between 0.44 xVDDQ (orVDDCA) and 0.56 xVDDQ (orVDDCA), and
- the controller achieves the required single-ended AC and DC input levels from instantaneous VREF (see Table).

System timing and voltage budgets must account for VREF deviations outside this range. The setup/hold specification and derating values must include time and voltage associated with VREF AC noise. Timing and voltage effects due to AC noise on VREF up to the specified limit ( $\pm 1\%$ VDD) are included in LPDDR2 timings and their associated deratings.



# **Input Signal**

Figure 57: LPDDR2-466 to LPDDR2-1066 Input Signal



Notes: 1. Numbers reflect typical values.

- 2. For CA[9:0], CK, CK#, and CS# VDD stands for VDDCA. For DQ, DM, DQS, and DQS#, VDD stands for VDDQ.
- 3. For CA[9:0], CK, CK#, and CS# Vss stands for Vssca. For DQ, DM, DQS, and DQS#, Vss stands for Vssq.

 $V_{IL}$  and  $V_{IH}$  levels with ringback  $V_{DD} + 0.35V$ 1.550V narrow pulse width 1 200V Minimum V<sub>IL</sub> and V<sub>IH</sub> levels V<sub>IH(AC)</sub> 0.900V 0.900V V<sub>IH(AC)</sub> 0.800V 0.800V V<sub>REF</sub> + AC noise
V<sub>REF</sub> + DC error
V<sub>REF</sub> - DC error
V<sub>REF</sub> - AC noise 0.624V 0.612V 0.624V 0.612V 0.600V 0.600V 0.576V 0.576V · 0.400V V<sub>IL(DC)</sub> VILIDO 0.300V 0.300V V<sub>IL(AC)</sub> V<sub>IL(AC)</sub> V<sub>ss</sub> - 0.35V -0.350V narrow pulse width

Figure 58: LPDDR2-200 to LPDDR2-400 Input Signal

Notes: 1. Numbers reflect typical values.

- 2. For CA[9:0], CK, CK#, and CS# VDD stands for VDDCA. For DQ, DM, DQS, and DQS#, VDD stands for VDDQ.
- 3. For CA[9:0], CK, CK#, and CS# Vss stands for Vssca. For DQ, DM, DQS, and DQS#, Vss stands for Vssc.




Figure 59: Differential AC Swing Time and tDVAC

Table 51: Differential AC and DC Input Levels

For CK and CK#, VREF = VREFCA(DC); For DQS and DQS# VREF = VREFDQ(DC)

Complete	Davamatav	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200			notes.
Symbol	Parameter	Min	Max	Min	Max	Unit	notes
VIH,diff(AC)	Differential input HIGH AC	2 × (VIH(AC) - VREF)	note1	2 X (VIH(AC) - VREF)	note1	٧	2
VIL,diff(AC)	Differential input LOW AC	note 1	2 × (VIH(AC) - VREF)	note 1	2 X (VREF - VIL(AC))	٧	2
VIH,diff(DC)	Differential input HIGH	2 × (VIH(DC) - VREF)	note 1	2 X (VIH(DC) - VREF)	note 1	V	3
VIL,diff(DC)	Differential input LOW	note1	2 X (VREF - VIL(DC))	note1	2 X (VREF - VIL(DC))	٧	3

- Notes: 1. These values are not defined, however the single-ended signals CK, CK#, DQS, and DQS# must be within the respective limits (VIH(DC)max, VIL(DC)min) for single-ended signals and must comply with the specified limitations for overshoot and undershoot (see Figure 65).
  - 2. For CK and CK#, use ViH/ViL(AC) of CA and VREFCA; for DQS and DQS#, use ViH/ViL(AC) of DQ and VREFDQ. If a reduced AC HIGH or AC LOW is used for a signal group, the reduced voltage level also applies.
  - 3. Used to define a differential signal slew rate.



Table 52: CK/CK# and DQS/DQS# Time Requirements Before Ringback (tDVAC)

Slow Pata (V/ns)	tDVAC(ps) at VIH/VILdiff(AC) = 440mV	tDVAC(ps) at Vih/Vildiff(AC) = 600mV
Slew Rate (V/ns)	Min	Min
>4.0	175	75
4.0	170	57
3.0	167	50
2.0	163	38
1.8	162	34
1.6	161	29
1.4	159	22
1.2	155	13
1.0	150	0
<1.0	150	0


## **Single-Ended Requirements for Differential Signals**

Each individual component of a differential signal (CK, CK#, DQS, and DQS#) must also comply with certain requirements for single-ended signals.

CK and CK# must meetVSEH(AC)min/VSEL(AC)max in every half cycle. DQS, DQS# must meet VSEH(AC)min/VSEL(AC)max in every half cycle preceding and following a valid transition.

The applicable AC levels for CA and DQ differ by speed bin.

Figure 60: Single-Ended Requirements for Differential Signals





Note that while CA and DQ signal requirements are referenced toVREF, the single-ended components of differential signals also have a requirement with respect to VDDQ/2 for DQS, andVDDCA/2 for CK.

The transition of single-ended signals through the AC levels is used to measure setup time. For single-ended components of differential signals, the requirement to reach VSEL(AC)max or VSEH(AC)min has no bearing on timing. This requirement does, however, add a restriction on the common mode characteristics of these signals (see Table 48) for CK/CK# single-ended requirements, and Table 48 for DQ and DQM single-ended requirements).

Table 53: Single-Ended Levels for CK, CK#, DQS, DQS#

Symbol	Parameter	LPDDR2-10661	to LPDDR2-466	LPDDR2-400 to LPDDR2-200			notos
	Parameter	Min	Max	Min	Max	Unit	notes
	Single-ended HIGH level	(VDDQ/2)+0.220	note1	(VDDQ/2)+0.300	note1	V	2,3
V(5511/4.6)	for strobes	(1000)2710.220	Hotel	(1000)2710.300	Hotel	ľ	2,3
VSEH(AC)	Single-ended HIGH level	()/2224/2)+0.220	note1	(\/ppo. /2) + 0.200	note1	V	2.2
	for CK, CK#	(VDDCA/2)+0.220	notei	(VDDCA/2)+0.300	notei	l v	2,3
	Single-ended LOW level	note1	(\/ppo/2\) 0 220	note1	(\/nno/2\)+0.200	V	2.2
\/asi/4.6\	for strobes	notei	(VDDQ/2)-0.220	notei	(VDDQ/2)+0.300	l v	2,3
VSEL(AC)	Single-ended LOW level	note1	()/2224/2) 0 220	note1	(VDDCA/2)+0.300	V	2,3
	for CK, CK#	notei	(VDDCA/2)-0.220	note1	(VDDCA/2)+0.300	V	2,3

Notes: 1. These values are not defined, however, the single-ended signals CK, CK#, DQS0, DQS#0, DQS1, DQS#1, DQS2, DQS#2, DQS3, DQS#3 must be within the respective limits(VIH(DC)max/VIL(DC)min) for single-ended signals, and must comply with the specified limitations for overshoot and undershoot (see Figure 65).

- 2. For CK and CK#, use Vseh/Vsel(AC) of CA; for strobes (DQS[3:0] and DQS#[3:0]), use Vih/Vil(AC) of DQ.
- 3. VIH(AC) and VIL(AC) for DQ are based on VREFDQ; VSEH(AC) and VSEL(AC) for CA are based on VREFCA. If a reduced AC HIGH or AC LOW is used for a signal group, the reduced level applies.



## **Differential Input Crosspoint Voltage**

To ensure tight setup and hold times as well as output skew parameters with respect to clock and strobe, each crosspoint voltage of differential input signals (CK, CK#, DQS, and DQS#) must meet the specifications in Table 53.

The differential input crosspoint voltage (VIX) is measured from the actual crosspoint of the true signal and its and complement to the midlevel between VDD and VSS.

Figure 61: Vix Definition




Table 54: Crosspoint Voltage for Differential Input Signals (CK, CK#, DQS, DQS#)

Symphol	Danamaskan	LPDDR2-1066 t	Unit	notos	
Symbol	Parameter	Min	Max	Unit	notes
Vixca(ac)	Differential input cross point voltage relative to Vddca/2 for CK and CK#	-120	120	mV	1,2
Vixdq(ac)	Differential input cross point voltage relative to VDDQ/2 for DQS and DQ#	-120	120	mV	1,2

Notes: 1. The typical value of  $V_{IX(AC)}$  is expected to be about 0.5  $\times$  VDD of the transmitting device, and it is expected to track variations in VDD.  $V_{IX(AC)}$  indicates the voltage at which differential input signals must cross.

2. For CK and CK#, VREF = VREFCA(DC). For DQS and DQS#, VREF = VREFDQ(DC).




# **Input Slew Rate**

**Table 55: Differential Input Slew Rate Definition** 

2	Measured		2 6 11
Description	From	То	Defined by
Differential input slew rate for rising edge	\/	V	Diverse Alegan 1/ATDes
(CK/CK# and DQS/DQS#)	VIL,diff,max	V <sub>IH,diff,min</sub>	[VIH,diff,min — VIL,diff,max] / ΔTRdiff
Differential input slew rate for falling edge	V	V	No. 100 - No. 100 - 1 / ATE 100
(CK/CK# and DQS/DQS#)	V <sub>IH</sub> ,diff,min	VIL,diff,max	[VIH,diff,min — VIL,diff,max] / ΔTFdiff

Note: 1. The differential signals (CK/CK# and DQS/DQS#) must be linear between these thresholds.

Figure 62: Differential Input Slew Rate Definition for CK, CK#, DQS, and DQS#



# **Output Characteristics and Operating Conditions**

Table 56: Single-Ended AC and DC Output Levels

Symbol	Parameter	Value	Unit	Notes	
Voh(ac)	AC output HIGH measurement level(for output slew ra	VREF+0.12	V		
Vol(AC)	AC output LOW measurement level(for output slew ra	VREF-0.12	V		
Voh(DC)	DC output HIGH measurement level(for I-V curve linea	rity)	0.9 x VDDQ	V	1
Vol(DC)	DC output LOW measurement level(for I-V curve linear	rity)	0.1 x VDDQ	V	2
1	Output leakage current (DQ, DM, DQS, DQS#); DQ,		-5	uA	
loz	DQS, DQS# are disabled; 0V ≤ VOUT ≤ VDDQ	MAX	+5	uA	
MANapund	Delta output impedance between pull-up and pull-down		-15	%	
MMpupd	for DQ/DM	MAX	+15	%	

Notes : 1. IOH = -0.1mA2. IOL = 0.1mA



Table 57: Differential AC and DC Output Levels

Symbol	Parameter	Value	Unit
VoHdiff(AC)	AC differential output HIGH measurement level(for output SR)	+0.2 x VDDQ	V
Voldiff(AC)	AC differential output LOW measurement level(for output SR)	-0.2 x VDDQ	V

## **Single-Ended Output Slew Rate**


With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC) for single-ended signals.

**Table 58: Single-Ended Output Slew Rate Definition** 

Description	Meas	sured	Defined by
Description	From	То	Defined by
Single-ended output slew rate for rising edge	Vol(AC)	Voh(AC)	[Voh(ac) — Vol(ac)] / ΔTRse
Single-ended output slew rate for falling edge	Voh(ac)	Vol(ac)	[VOH(AC) — VOL(AC)] / ΔTFSE

Note: 1. Output slew rate is verified by design and characterization and may not be subject to production testing.

Figure 63: Single-Ended Output Slew Rate Definition



**Table 59: Single-Ended Output Slew Rate** 

Notes 1-5 apply to all parameters conditions

Davamatav	Cumbal	Va	Unit	
Parameter	Symbol	Min	Max	Unit
single-ended output slew rate(output impedance= $40\Omega\pm30\%$ )	SRQse	1.5	3.5	V/ns
single-ended output slew rate(output impedance= $60\Omega\pm30\%$ )	SRQse	1.0	2.5	V/ns
Output slew-rate-matching ratio(pull-up to pull-down		0.7	1.4	-

Notes: 1. Definitions: SR = slew rate; Q = output (similar to DQ = data-in, data-out); SE = single-ended signals.

2. Measured with output reference load.



- 3. The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage over the entire temperature and voltage range. For a given output, the ratio represents the maximum difference between pull-up and pull-down drivers due to process variation.
- 4. The output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC).
- 5. Slew rates are measured under typical simultaneous switching output (SSO) conditions, with one-half of DQ signals per data byte driving HIGH and one-half of DQ signals per data byte driving LOW.

## **Differential Output Slew Rate**


With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between VOL,diff(AC) and VOH, diff(AC) for differential signals.

**Table 60: Differential Output Slew Rate Definition** 

	Mea	sured	2 6 11
Description	From	То	Defined by
Differential output slew rate for rising edge	Vol,diff(AC)	Voh,diff(AC)	[VOH, diff(AC) — VOL, diff(AC)] / ΔTRdiff
Differential output slew rate for falling edge	Voh,diff(AC)	Vol,diff(AC)	[VOH, diff(AC) $-$ VOL, diff(AC)] $/$ $\Delta$ TFdiff

Note: 1. Output slew rate is verified by design and characterization and may not be subject to production testing.

Figure 64: Differential Output Slew Rate Definition



**Table 61: Differential Output Slew Rate** 

Davamatav	Cumbal	Va	Unit	
Parameter	Symbol	Min	Max	Unit
Differential output slew rate(output impedance=40Ω±30%)	SRQdiff	3.0	7.0	V/ns



Table 62: Differential Output Slew Rate (Continued)

Parameter	Symbol	Va	Unit		
T drainete.	Symbol	Min	Max	O	
Differential output slew rate(output impedance=60 $\Omega\pm30\%$ )	SRQdiff	2.0	5.0	V/ns	

Notes: 1. Definitions: SR = slew rate; Q = output (similar to DQ = data-in, data-out); SE = single-ended signals.

- 2. Measured with output reference load.
- 3. The output slew rate for falling and rising edges is defined and measured between VoL(AC) and VOH(AC).
- 4. Slew rates are measured under typical simultaneous switching output (SSO) conditions, with one-half of DQ signals per data byte driving HIGH and one-half of DQ signals per data byte driving LOW.

Table 63: AC Overshoot/Undershoot Specification


Applies for CA[9:0], CS#, CKE, CK, CK#, DQ, DQS, DQS#, DM

Parameter		933	800	667	533	400	333	Unit
Maximum peak amplitude provided for overshoot area	0.35	0.35	0.35	0.35	0.35	0.35	0.35	V
Maximum peak amplitude provided for undershoot area	0.35	0.35	0.35	0.35	0.35	0.35	0.35	V
Maximum area above VDD	0.15	0.17	0.20	0.24	0.30	0.40	0.48	V/ns
Maximum area below Vss	0.15	0.17	0.20	0.24	0.30	0.40	0.48	V/ns

Notes: 1. VDD stands for VDDCA for CA[9:0], CK, CK#, CS#, and CKE. VDD stands for VDDQ for DQ, DM, DQS, and DQS#.

2. Vss stands for Vssca for CA[9:0], CK, CK#, CS#, and CKE. Vss stands for Vssq for DQ, DM, DQS, and DQS#.

Figure 65: Overshoot and Undershoot Definition



Notes: 1. VDD stands for VDDCA for CA[9:0], CK, CK#, CS#, and CKE. VDD stands for VDDQ for DQ, DM, DQS, and DQS#.


2. Vss stands for Vssca for CA[9:0], CK, CK#, CS#, and CKE. Vss stands for Vssq for DQ, DM, DQS, and DQS#.



### HSUL\_12 Driver Output Timing Reference Load

The timing reference loads are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally with one or more coaxial transmission lines terminated at the tester electronics.

Figure 66: HSUL\_12 Driver Output Reference Load for Timing and Slew Rate



Note: 1. All output timing parameter values (tDQSCK, tDQSQ, tQHS, tHZ, tRPRE etc.) are reported with respect to this reference load.

This reference load is also used to report slew rate.

## **Output Driver Impedance**

Output driver impedance is selected by a mode register during initialization. To achieve tighter tolerances, ZQ calibration is required.

Output specifications refer to the default output drive unless specifically stated otherwise. The output driver impedance RON is defined by the value of the external reference resistor RZQ as follows:

$$RONPU = \frac{VDDQ - VOUT}{ABS(IOUT)}$$


When RONPD is turned off.

$$RONPD = \frac{VOUT}{ABS(IOUT)}$$

When RONPU is turned off.



Figure 67: Output Driver



## **Output Driver Impedance Characteristics with ZQ Calibration**

Output driver impedance is defined by the value of the external reference resistor RZQ. Typical RZQ is 240 ohms.

Table 67: Output Driver DC Electrical Characteristics with ZQ Calibration

Notes 1–4 apply to all parameters and conditions

Ronnom	Resistor	<b>V</b> out	Min	Тур	Max	Unit	notes
34.3Ω	Ron34pd	0.5 × V <sub>DDQ</sub>	0.85	1.00	1.15	Rza/7	
34.312	<b>R</b> ом34PU	0.5 × V <sub>DDQ</sub>	0.85	1.00	1.15	Rzo/7	
40.0Ω	Ron40pd	0.5 × V <sub>DDQ</sub>	0.85	1.00	1.15	Rza/6	
40.012	Ron40pu	0.5 × V <sub>DDQ</sub>	0.85	1.00	1.15	Rza/6	
48.0Ω	Ron48pd	0.5 × V <sub>DDQ</sub>	0.85	1.00	1.15	Rza/5	
48.012	Ron48pu	0.5 × V <sub>DDQ</sub>	0.85	1.00	1.15	Rza/5	
60.00	Ron60pd	0.5 × V <sub>DDQ</sub>	0.85	1.00	1.15	Rza/4	
60.0Ω	Ron60pu	0.5 × V <sub>DDQ</sub>	0.85	1.00	1.15	Rza/4	
80.0Ω	RON80PD	0.5 × V <sub>DDQ</sub>	0.85	1.00	1.15	Rza/3	
80.012	Ron80pu	0.5 × V <sub>DDQ</sub>	0.85	1.00	1.15	Rza/3	
120.00	RON120PD	0.5 × V <sub>DDQ</sub>	0.85	1.00	1.15	Rza/2	
120.0Ω	Ron120pu	0.5 × V <sub>DDQ</sub>	0.85	1.00	1.15	Rza/2	
Mismatch between pull-up and pull-down	ММрирд		-15.00		+15.00	%	5

Notes: 1. Applies across entire operating temperature range after calibration.

- 2. RZQ=240Ω
- 3. The tolerance limits are specified after calibration, with fixed voltage and temperature.
- 4. For behavior of the tolerance limits if temperature or voltage changes after calibration.
- 5. Pull-down and pull-up output driver impedances should be calibrated at 0.5 x VDDQ.
- 6. Measurement definition for mismatch between pull-up and pull-down, MMPupp: Measure Ronpu and Ronpp, both at 0.5  $\times$  VDDQ:

$$MMPUPD = \frac{RONPU - RONPD}{RON,nom} \times 100$$

For example, with MMPUPD (MAX) = 15% and RONPD = 0.85, RONPU must be less than 1.0.



## **Output Driver Temperature and Voltage Sensitivity**

If temperature and/or voltage change after calibration, the tolerance limits widen.

**Table 68: Output Driver Sensitivity Definition** 

Resistor	Vоит	Min	Max	Unit
RONPD	0.5 × V	QE (dD_dT_lAT_l) (dDd\/_lA\/_l)	115 (dDdT   AT ) (dDd)/   A\/ )	0/
Ronpu	0.5 × V <sub>DDQ</sub>	85-(dRondT· ΔT )-(dRondV· ΔV )	115-(dRondT· $ \Delta T $ )-(dRondV· $ \Delta V $ )	%

Notes : 1.  $\Delta T = T - T$  (at calibration).  $\Delta V = V - V$  (at calibration).

**Table 69: Output Driver Temperature and Voltage Sensitivity** 

Symbol	Parameter	<b>V</b> оит	Min	Max	Unit
Ronpd	Ron temperature sensitivity	0.5 × V <sub>DDQ</sub>	0.00	0.75	%/°C
Ronpu	Row voltage sensitivity	0.5 × V <sub>DDQ</sub>	0.00	0.20	%/mV

# **Output Impedance Characteristics Without ZQ Calibration**

Output driver impedance is defined by design and characterization as the default setting.

Table 70: Output Driver DC Electrical Characteristics Without ZQ Calibration

Ronnom	Resistor	<b>V</b> out	Min	Тур	Max	Unit
34.3Ω	Ron34PD	0.5 × V <sub>DDQ</sub>	0.70	1.00	1.30	Rzq/7
	<b>R</b> оn34pu	0.5 × V <sub>DDQ</sub>	0.70	1.00	1.30	Rzq/7
40.0Ω	Ron40PD	0.5 × V <sub>DDQ</sub>	0.70	1.00	1.30	Rzq/6
	Ron40pu	0.5 × V <sub>DDQ</sub>	0.70	1.00	1.30	Rzq/6
48.0Ω	Ron48PD	0.5 × V <sub>DDQ</sub>	0.70	1.00	1.30	Rzq/5
46.012	Ron48pu	0.5 × V <sub>DDQ</sub>	0.70	1.00	1.30	Rzq/5
60.00	Ron60PD	0.5 × V <sub>DDQ</sub>	0.70	1.00	1.30	Rzq/4
60.0Ω	Ron60PU	0.5 × V <sub>DDQ</sub>	0.70	1.00	1.30	Rzo/4
90.00	Ron80PD	0.5 × V <sub>DDQ</sub>	0.70	1.00	1.30	Rzq/3
80.0Ω	Ronsopu	0.5 × V <sub>DDQ</sub>	0.70	1.00	1.30	Rzo/3
120.0Ω	RON120PD	0.5 × V <sub>DDQ</sub>	0.70	1.00	1.30	Rzq/2
120.012	Ron120pu	0.5 × V <sub>DDQ</sub>	0.70	1.00	1.30	Rzq/2

Notes: 1. Applies across entire operating temperature range without calibration.

2. Rzq=240Ω



<sup>2.</sup> dRondT and dRondV are not subject to production testing; they are verified by design and characterization.

Table 71: I-V Curves

	Ron=240Ω(Rzo)								
Voltage	Pull-Down				Pull-Up				
		Current(mA) / Ron(ohms)			Current(mA) / Ron(ohms)				
	Default Value after ZQRESET		With Calibration		Default Value after ZQRESET		With Calibration		
	Min(mA)	Max(mA)	Min(mA)	Max(mA)	Min(mA)	Max(mA)	Min(mA)	Max(mA)	
0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	
0.05	0.19	0.32	0.21	0.26	-0.19	-0.32	-0.21	-0.26	
0.10	0.38	0.64	0.40	0.53	-0.38	-0.64	-0.40	-0.53	
0.15	0.56	0.94	0.60	0.78	-0.56	-0.94	-0.60	-0.78	
0.20	0.74	1.26	0.79	1.04	-0.74	-1.26	-0.79	-1.04	
0.25	0.92	1.57	0.98	1.29	-0.92	-1.57	-0.98	-1.29	
0.30	1.08	1.86	1.17	1.53	-1.08	-1.86	-1.17	-1.53	
0.35	1.25	2.17	1.35	1.79	-1.25	-2.17	-1.35	-1.79	
0.40	1.40	2.46	1.52	2.03	-1.40	-2.46	-1.52	-2.03	
0.45	1.54	2.74	1.69	2.26	-1.54	-2.74	-1.69	-2.26	
0.50	1.68	3.02	1.86	2.49	-1.68	-3.02	-1.86	-2.49	
0.55	1.81	3.30	2.02	2.72	-1.81	-3.30	-2.02	-2.72	
0.60	1.92	3.57	2.17	2.94	-1.92	-3.57	-2.17	-2.94	
0.65	2.02	3.83	2.32	3.15	-2.02	-3.83	-2.32	-3.15	
0.70	2.11	4.08	2.46	3.36	-2.11	-4.08	-2.46	-3.36	
0.75	2.19	4.31	2.58	3.55	-2.19	-4.31	-2.58	-3.55	
0.80	2.25	4.54	2.70	3.74	-2.25	-4.54	-2.70	-3.74	
0.85	2.30	4.74	2.81	3.91	-2.30	-4.74	-2.81	-3.91	
0.90	2.34	4.92	2.89	4.05	-2.34	-4.92	-2.89	-4.05	
0.95	2.37	5.08	2.97	4.23	-2.37	-5.08	-2.97	-4.23	
1.00	2.41	5.20	3.04	4.33	-2.41	-5.20	-3.04	-4.33	
1.05	2.43	5.31	3.09	4.44	-2.43	-5.31	-3.09	-4.44	
1.10	2.46	5.41	3.14	4.52	-2.46	-5.41	-3.14	-4.52	
1.15	2.48	5.48	3.19	4.59	-2.48	-5.48	-3.19	-4.59	
1.20	2.50	5.55	3.23	4.65	-2.50	-5.55	-3.23	-4.65	



Figure 68 : Output Impedance = 240 Ohms, I-V Curves After ZQRESET







Figure 69: Output Impedance = 240 Ohms, I-V Curves After Calibration





# **Clock Specification**

The specified clock jitter is a random jitter with Gaussian distribution. Input clocks violating minimum or maximum values may result in device malfunction.

**Table 72: Definitions and Calculations** 

Symbol	Description	Calculation	Notes
tCK(avg) and nCK	The average clock period across any consecutive 200-cycle window. Each clock period is calculated from rising clock edge to rising clock edge.  Unit tCK(avg) represents the actual clock average tCK (avg) of the input clock under operation. Unit nCK represents one clock cycle of the input clock, counting from actual clock edge to actual clock edge.  tCK (avg) can change no more than ±1% within a 100clock cycle window, provided that all jitter and timing specifications are met.	tCK(avg)= ( $\sum_{j=1}^{N}$ tCKj) / N  Where N = 200	
tCK(abs)	The absolute clock period, as measured from one rising clock edge to the next consecutive rising clock edge.		1
tCH(avg)	The average HIGH pulse width, as calculated across any 200 consecutive HIGH pulses.	tCH(avg)= $(\sum tCHj) / (N \times tCK(avg))$ $= \sum_{j=1}^{j=1} Where N = 200$	
tJIT(per)	The single-period jitter defined as the largest deviation of any signal tCK from tCK(avg).	tCL(avg)= $(\sum \text{tCLj}) / (\text{N} \times \text{tCK(avg)})$ $= 1$ Where N = 200	
tJIT(per), act	The actual clock jitter for a given system.	tJIT(per) = min/max of (tCKi – tCK(avg)) Where i = 1 to 200	
tJIT(per), allowed	The specified clock period jitter allowance.		
tilT(CC)	The absolute difference in clock periods between two consecutive clock cycles. tJIT(cc) defines the cycle-to-cycle jitter.	tJIT(cc) = max of (tCK <sub>i+1</sub> – tCKi)	1
tERR(nper)	The cumulative error across n multiple consecutive cycles from tCK(avg).	tERR(nper)= $(\sum_{j=i}^{i+n-1} tCKj) - (N \times tCK(avg))$	1
tERR(nper), act	The actual cumulative error over n cycles for a given system.		
tERR(nper), allowed	The specified cumulative error allowance over n cycles.		
tERR(nper), min	The minimum tERR(nper).	tERR(nper),min = (1 + 0.68LN(n)) × tJIT(per),min	2



Table 73: Definitions and Calculations (Continued)

Symbol	description	Calculation	Notes
tERR(nper), max	The maximum tERR(nper).	tERR(nper),max = (1 + 0.68LN(n)) × tJIT(per),max	2
tJIT(duty)	Defined with absolute and average specifications for tCH and tCL, respectively.	tJIT(duty),min = MIN((tCH(abs),min - tCH(avg),min), (tCL(abs),min - tCL(avg),min)) × tCK(avg) tJIT(duty),max = MAX((tCH(abs),max - tCH(avg),max), (tCL(abs),max - tCL(avg),max)) × tCK(avg)	

Notes: 1. Not subject to production testing.

2. Using these equations, tERR(nper) tables can be generated for each tJIT(per), act value.

## tCK(abs), tCH(abs), and tCL(abs)

These parameters are specified with their average values; however, the relationship between the average timing and the absolute instantaneous timing (defined in the following table) is applicable at all times.

Table 74: tCK(abs), tCH(abs), and tCL(abs) Definitions

Parameter	Symbol	Minimum	Unit
Absolute clock period	tCK(abs)	tCK(avg),min + tJIT(per),min	ps
Absolute clock HIGH pulse width	tCH(abs)	tCH(avg),min + tJIT(duty),min2/tCK(avg)min	tCK(avg)
Absolute clock LOW width	tCL(abs)	tCL(avg),min + tJIT(duty),min2/tCK(avg)min	tCK(avg)

Notes: 1. tCK(avg), min is expressed in ps for this table.

2. tJIT(duty), min is a negative value.

## **Clock Period Jitter**

LPDDR2 devices can tolerate some clock period jitter without core timing parameter derating. This section describes device timing requirements with clock period jitter (tJIT(per)) in excess of the values found in the ACTiming section. Calculating cycle time derating and clock cycle derating are also described.

#### **Clock Period Jitter Effects on Core Timing Parameters**

Core timing parameters (tRCD, tRP, tRTP, tWR, tWRA, tWTR, tRC, tRAS, tRRD, tFAW) extend across multiple clock cycles.

Clock period jitter impacts these parameters when measured in numbers of clock cycles. Within the specification limits, the device is characterized and verified to support tnPARAM = RU[tPARAM/tCK(avg)]. During device operation where clock jitter is outside specification limits, the number of clocks or tCK(avg), may need to be increased based on the values for each core timing parameter.

### **Cycle Time Derating for Core Timing Parameters**

For a given number of clocks (tnPARAM), when tCK(avg) and tERR(tnPARAM), act exceed tERR(tnPARAM), allowed, cycle time derating may be required for core timing parameters.

$$CycleTimeDerating = max \\ \left[ \frac{t_{PARAM} + t_{ERR}(t_{nPARAM}), act - t_{ERR}(t_{nPARAM}), allowed}{t_{nPARAM}} - t_{CK}(avg) \right], 0 \\ \right]$$



Cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time deratings determined for each individual core timing parameter.

#### **Clock Cycle Derating for Core Timing Parameters**

For each core timing parameter and a given number of clocks (tnPARAM), clock cycle derating should be specified with tJIT(per). For a given number of clocks (tnPARAM), when tCK(avg) plus (tERR(tnPARAM),act) exceed the supported cumulative tERR (tnPARAM),allowed, derating is required. If the equation below results in a positive value for a core timing parameter (tCORE), the required clock cycle derating will be that positive value (in clocks).

$$ClockCycleDerating = RU\left\{\frac{t_{PARAM} + t_{ERR}(t_{nPARAM}), act - t_{ERR}(t_{nPARAM}), allowed}{t_{CK}(avg)}\right\} - t_{nPARAM}$$

Cycle-time derating analysis should be conducted for each core timing parameter.

### **Clock Jitter Effects on Command/Address Timing Parameters**

Command/address timing parameters (tIS, tIH, tISCKE, tIHCKE, tISb, tIHb, tISCKEb, tIHCKEb) are measured from a command / address signal (CKE, CS, or CA[9:0]) transition edge to its respective clock signal (CK/CK#) crossing.

The specification values are not affected by the tJIT(per) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

## **Clock Jitter Effects on READ Timing Parameters**

#### **tRPRE**

When the device is operated with input clock jitter, tRPRE must be derated by the tJIT(per),act,max of the input clock that exceeds tJIT(per),allowed,max. Output deratings are relative to the input clock:

$$t_{RPRE(min, derated) = 0.9 - \left[\frac{t_{JIT(per), act, max} - t_{JIT(per), allowed, max}}{t_{CK(avg)}}\right]}$$

### For example,

if the measured jitter into a LPDDR2-800 device has tCK(avg) = 2500ps, tJIT(per), act, min = -172ps, and tJIT(per), act, max = +193ps, then tRPRE, min, derated =0.9 - (tJIT(per), act, max - tJIT(per), allowed, max)/tCK(avg) = 0.9 - (193 - 100)/2500 = 0.8628 tCK(avg).

## tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS)

These parameters are measured from a specific clock edge to a data signal transition (DMn or DQm, where: n = 0, 1, 2, or 3; and m = DQ[31:0]), and specified timings must be met with respect to that clock edge. Therefore, they are not affected by tJIT(per).

#### tQSH, tQSL

These parameters are affected by duty cycle jitter, represented by tCH(abs)min and tCL(abs)min. These parameters determine the absolute data valid window at the device pin. The absolute minimum data valid window at the device pin = min [(tQSH(abs)min × tCK(avg)min - tDQSQmax - tQHSmax), (tQSL(abs)min × tCK(avg)min - tDQSQmax - tQHSmax)]. This minimum data valid window must be met at the target frequency regardless of clock jitter.

### tRPST

tRPST is affected by duty cycle jitter, represented by tCL(abs). Therefore, tRPST(abs)min can be specified by tCL(abs)min. tRPST(abs)min = tCL(abs)min - 0.05 = tQSL(abs)min.



### **Clock Jitter Effects on WRITE Timing Parameters**

### tDS, tDH

These parameters are measured from a data signal (DMn or DQm, where n = 0, 1, 2, 3; and m = DQ[31:0]) transition edge to its respective data strobe signal (DQSn, DQSn#: n = 0,1,2,3) crossing. The specification values are not affected by the amount of tJIT(per) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

### tDSS, tDSH

These parameters are measured from a data strobe signal crossing (DQSx, DQSx#) to its clock signal crossing (CK/CK#).

The specification values are not affected by the amount of tJIT(per)) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

#### tDQSS

tDQSS is measured from the clock signal crossing (CK/CK#) to the first latching data strobe signal crossing (DQSx, DQSx#). When the device is operated with input clock jitter, this parameter must be derated by the actual tJIT(per),act of the input clock in excess of tJIT(per),allowed.

$$\begin{split} ^tDQSS(min, derated) &= 0.75 - \begin{bmatrix} \frac{t_{JIT(per), act, min} - t_{JIT(per), allowed, min}}{t_{CK(avg)}} \end{bmatrix} \\ t_{DQSS(max, derated)} &= 1.25 - \begin{bmatrix} \frac{t_{JIT(per), act, max} - t_{JIT(per), allowed, max}}{t_{CK(avg)}} \end{bmatrix} \end{split}$$

#### For example,

if the measured jitter into an LPDDR2-800 device has tCK(avg)=2500ps, tJIT(per), act, min=-172ps, and tJIT(per), act, max=+193ps, then: tDQSS,(min, derated)=0.75 - (tJIT(per), act, min - tJIT(per), allowed, min)/tCK(avg)=0.75 - (-172 + 100)/2500=0.7788 tCK(avg), and tDQSS,(max, derated)=1.25 - (tJIT(per), act, max - tJIT(per), allowed, max)/tCK(avg)=1.25 - (193 - 100)/2500=1.2128 tCK(avg).

## **Refresh Requirements**

Table 75: Refresh Requirement Parameters (Per Density)

Parameter		Symbol	64Mb	128Mb	256Mb	512Mb	1Gb	2Gb	4Gb	8Gb	Unit
Number of bank	(S		4	4	4	4	8	8	8	8	
Refreshwindow:TCAS	SE≤85°	tREFW	32	32	32	32	32	32	32	32	ms
Refresh windov 85°C <tcase≤105< td=""><td></td><td>tREFW</td><td colspan="2">8 8</td><td>8</td><td>8</td><td>8</td><td>8</td><td>8</td><td>8</td><td>ms</td></tcase≤105<>		tREFW	8 8		8	8	8	8	8	8	ms
Required number REFRESH command		R	2048	2048	4096	4096	4096	8192	8192	8192	
Average time between	REFab	tREFI	15.6	15.6	7.8	7.8	7.8	3.9	3.9	3.9	us
REFRESH commands (for reference only) TCASE ≤ 85°C	REFpb	tREFIpb	(REFpt	(REFpb not supported below 1Gb)				0.4875	0.4875	0.4875	us
Refresh cycle tim	ne	tRFCab	90	90 90 90 90				130	130	210	ns
Per-bank REFRESH cyc	le time	tRFCpb	na				60	60	60	90	ns
Burst REFRESH win = 4 × 8 × tRFCal		tREFBW	2.88	2.88	2.88	2.88	4.16	4.16	4.16	6.72	us



## **Table 77: AC Timing**

Notes 1–2 apply to all parameters and conditions.

Devenueles	Comple al	Min	tCK			[	Data Rat	e			Unit	Natas
Parameter	Symbol	/ Max	Min	1066	933	800	667	533	400	333	Unit	Notes
Maximum frequency		-	-	533	466	400	333	266	200	166	MHz	
Clock timing												
Average clock period	tCK (avg)	MIN	-	1.875	2.15	2.5	3	3.75	5	6	ns	
Average clock period	ick (avg)	MAX	-	-	-	-	-	-	-	-	113	
Average HIGH pulse width	tCH (avg)	MIN	-	0.45	0.45	0.45	0.45	0.45	0.45	0.45	tCK	
Average mon pulse width	terr (avg)	MAX	-	0.55	0.55	0.55	0.55	0.55	0.55	0.55	(avg)	
Average LOW pulse width	tCL (avg)	MIN	-	0.45	0.45	0.45	0.45	0.45	0.45	0.45	tCK	
Average LOW pulse width	ter (avg)	MAX	-	0.55	0.55	0.55	0.55	0.55	0.55	0.55	(avg)	
Absolute clock period	tCK (abs)	MIN	-		t	CK(avg)	min ± JI7	(per)mi	n		ps	
Absolute clock	tCH (abs)	MIN	-	0.43	0.43	0.43	0.43	0.43	0.43	0.43	tCK	
HIGH pulse width	terr (abs)	MAX	-	0.57	0.57	0.57	0.57	0.57	0.57	0.57	(avg)	
Absolute clock	tCL (abs)	MIN	-	0.43	0.43	0.43	0.43	0.43	0.43	0.43	tCK	
LOW pulse width	ICL (abs)	MAX	-	0.57	0.57	0.57	0.57	0.57	0.57	0.57	(avg)	
Clock period jitter	tJIT(per),	MIN	-	-90	-95	-100	-110	-120	-140	-150		
(with supported jitter)	allowed	MAX	-	90	95	100	110	120	140	150	ps	
Maximum clock jitter between	tJIT(cc), allowed											
two consecutive clock cycles		MAX	-	180	190	200	220	240	280	300	ps	
(with supported jitter)	allowed											
		N AINI			MIN (	(tCH(ab	s),min - 1	:CH(avg)	,min),			
Duty cycle jitter	JIT(duty),	MIN	-		(tCL(abs	s),min - t	:CL(avg),	min)) × i	tCK(avg)		ps	
(with supported jitter)	allowed	MAX	_		MAX (	(tCH(abs	s),max - 1	tCH(avg)	, max),			
		IVIAX	-		(tCL(abs	),max - t	CL(avg),	max)) ×	tCK(avg	)		
Cumulative errors	ERR(2per),	MIN	-	-132	-140	-147	-162	-177	-206	-221	ps	
across 2cycles	allowed	MAX	-	132	140	147	162	177	206	221	μs	
Cumulative errors	ERR(3per),	MIN	1	-157	-166	-175	-192	-210	-245	-262	nc	
across 3cycles	allowed	MAX	-	157	166	175	192	210	245	262	ps	
Cumulative errors	ERR(4per),	MIN	-	-175	-185	-194	-214	-233	-272	-291	ne	
across 4cycles	allowed	MAX	-	175	185	194	214	233	272	291	ps	
Cumulative errors	ERR(5per),	MIN	-	-188	-199	-209	-230	-251	-293	-314		
across 5cycles	allowed	MAX	-	188	199	209	230	251	293	314	ps	
Cumulative errors	ERR(6per),	MIN	-	-200	-211	-222	-244	-266	-311	-333	p.,	
across 6cycles	allowed	MAX	-	200	211	222	244	266	311	333	ps	
Cumulative errors	ERR(7per),	MIN	-	-209	-221	-232	-256	-279	-325	-348		
across 7cycles	allowed	MAX	-	209	221	232	256	279	325	348	ps	



## **Table 77: AC Timing (Continued)**

Notes 1–2 apply to all parameters and conditions.

Davierentes	Complete	Min	tCK				Data Rat	e			Lluis	Nate
Parameter	Symbol	/Max	Min	1066	933	800	667	533	400	333	Unit	Notes
Cumulative errors	tERR(8per)	MIN	-	-217	-229	-241	-266	-290	-338	-362		
across 8 cycles	allowed	MAX	-	217	229	241	266	290	338	362	ps	
Cumulative errors	tERR(9per)	MIN	-	-224	-237	-249	-274	-299	-349	-374		
across 9 cycles	allowed	MAX	-	224	237	249	274	299	349	374	ps	
Cumulative errors	tERR(10per)	MIN	-	-231	-244	-257	-282	-308	-359	-385		
across 10 cycles	allowed	MAX	-	231	244	257	282	308	359	385	ps	
Cumulative errors	tERR(11per)	MIN	-	-237	-250	-263	-289	-316	-368	-395		
across 11 cycles	allowed	MAX	-	237	250	263	289	316	368	395	ps	
Cumulative errors	tERR(12per)	MIN	-	-242	-256	-269	-296	-323	-377	-403		
across 12 cycles	allowed	MAX	-	242	256	269	296	323	377	403	ps	
Cumulativa arrara		MIN	_			tERR(np	er), allov	ved, mir	1			
Cumulative errors across n =	tERR(nper)	IVIIIV			= (1 + 0	.68ln(n))	× tJIT(p	er),allow	/ed, min		ps	
13,14,15,···, 49, 50 cycles	allowed	MAX	_		1	tERR(npe	er), allov	ved, ma	ĸ		μs	
13,14,13, ,43,30 cycles		IVIAA	-		= (1 + 0.	68ln(n))	× tJIT(pe	er), allow	/ed, max	(		
ZQ Calibration Parameters												
Initialization calibration time	tZQINIT	MIN	-	1	1	1	1	1	1	1	us	
Long calibration time	tZQCL	MIN	6	360	360	360	360	360	360	360	ns	
Short calibration time	tZQCS	MIN	6	90	90	90	90	90	90	90	ns	
Calibration RESET time	tZQRESET	MIN	3	50	50	50	50	50	50	50	ns	
READ Parameter												
DQS output access	tDQSCK	MIN	-	2500	2500	2500	2500	2500	2500	2500	ps	
Time from CK/CK#	tbQ3CK	MAX	-	5500	5500	5500	5500	5500	5500	5500	μs	
DQSCK delta short	tDQSCKDS	MAX	-	330	380	450	540	670	900	1080	ps	4
DQSCK delta medium	tDQSCKDM	MAX	-	680	780	900	1050	1350	1800	1900	ps	5
DQSCK delta long	tDQSCKDL	MAX	-	920	1050	1200	1400	1800	2400	-	ps	6
DQS-DQ skew	tDQSQ	MAX	-	200	220	240	280	340	400	500	ps	
Data-hold skew factor	tQHS	MAX	-	230	260	280	340	400	480	600	ps	
DQS output HIGH pulse width	tQSH	MIN	_			+CF	1/ahs) _ (	05			tCK	
DQ3 output morr pulse width	ιασπ	IVIIIV		tCH(abs) - 0.05						(avg)		
DQS output LOW pulse width	MIN	_	tCL(abs) - 0.05							tCK		
Des output Low pulse width	tQSL	141114		torians) - 0.05					(avg)			
DATA half period	tQHP	MIN	_	- MIN (tQSH, tQSL)				tCK				
DATA Hall period	tQiii	141114		ινιιν (ιαση, ιασι)				(avg)				
DQ/DQS output hold time from DQS	tQH	MIN	-	tQHP - tQHS						ps		



## **Table 78: AC Timing (Continued)**

Notes 1–2 apply to all parameters and conditions.

Downwater	Ch. al	Min	tCK			[	Data Rat	e			l luit	Natas
Parameter	Symbol	/ Max	Min	1066	933	800	667	533	400	333	Unit	Notes
READ preamble	tRPRE	MIN	_	0.9	0.9	0.9	0.9	0.9	0.9	0.9	tCK	
READ preamble	thi it	IVIIIV		0.5	0.5	0.5	0.5	0.5	0.5	0.5	(avg)	
READ postamble	tRPST	MIN	_			tCl	.(abs) - 0	.05			tCK (avg)	
<u> </u>	ļ			` '								
DQS Low-Z from clock	tLZ(DQS)	MIN	-				CK (MIN)				ps	
DQ Low-Z from clock	tLZ(DQ)	MIN	-		tDQ	SCK(MIN	, ,	<u> </u>	1AX))		ps	
DQS High-Z from clock	tHZ(DQS)	MAX	-				CK (MAX				ps	
DQ High-Z from clock	tHZ(DQ)	MAX	-		tDQS0	CK(MAX)	+ (1.4 ×	tDQSQ(	MAX))		ps	
WRITE Parameter						1					1	
DQ and DM input hold time(VREF=based)	tDH	MIN	-	210	235	270	350	430	480	600	ps	
DQ and DM input setup time(VREF=based)	tDS	MIN		210	235	270	350	430	480	600	ps	
DQ and DM input pulse width	tDIPW	MIN		0.35	0.35	0.35	0.35	0.35	0.35	0.35	tCK (avg)	
Write command to first	+DOCC	MIN		0.75	0.75	0.75	0.75	0.75	0.75	0.75	tCK	
DQS latching transition	tDQSS	MAX		1.25	1.25	1.25	1.25	1.25 1.25	1.25	(avg)		
DQS input high-level width	tDQSH	MIN	-	0.4	0.4	0.4	0.4	0.4	0.4	0.4	tCK (avg)	
DQS input low-level width	tDQSL	MIN	-	0.4	0.4	0.4	0.4	0.4	0.4	0.4	tCK (avg)	
DQS falling edge to CK setup time	tDSS	MIN	-	0.2	0.2	0.2	0.2	0.2	0.2	0.2	tCK (avg)	
DQS falling edge hold time from CK	tDSH	MIN	-	0.2	0.2	0.2	0.2	0.2	0.2	0.2	tCK (avg)	
Write postamble	tWPST	MIN	-	0.4	0.4	0.4	0.4	0.4	0.4	0.4	tCK (avg)	
Write preamble	tWPRE	MIN	-	0.35	0.35	0.35	0.35	0.35	0.35	0.35	tCK (avg)	
CKE Input Parameters												
CKE minimum pulse width (HIGH and LOW pulse width)	tCKE	MIN	3	3	3	3	3	3	3	3	tCK (avg)	
CKE input setup time	tISCKE	MIN	-	0.25	0.25	0.25	0.25	0.25	0.25	0.25	tCK (avg)	9
CKE input hold time	tIHCKE	MIN	-	0.25	0.25	0.25	0.25	0.25	0.25	0.25	tCK (avg)	10



## **Table 79: AC Timing (Continued)**

Notes 1–2 apply to all parameters and conditions.

		Min	tCK									
Parameter	Symbol	/ Max	Min	1066	933	800	Oata Rat 667	533	400	333	Unit	Notes
Command Address Input Parameter												
Address and control input setup time	tIS	MIN	-	220	250	290	370	460	600	740	ps	11
Address and control input hold time	tIH	MIN	-	220	250	290	370	460	600	740	ps	11
Address and control input pulse width	tIPW	MIN	-	0.40	0.40	0.40	0.40	0.40	0.40	0.40	tCK (avg)	
Boot Parameters(max 55MHz)												
Clock cycle time	tCKb	MAX	-	- 18	- 18	- 18	- 18	- 18	- 18	- 18	ns	
CKE input setup time	tISCKEb	MIN	-	2.5	2.5	2.5	2.5	2.5	2.5	2.5	ns	
CKE input hold time	tIHCKEb	MIN	-	2.5	2.5	2.5	2.5	2.5	2.5	2.5	ns	
Address and control input setup time	tISb	MIN	-	1150	1150	1150	1150	1150	1150	1150	ps	
Address and control input hold time	tIHb	MIN	-	1150	1150	1150	1150	1150	1150	1150	ps	
DQS output data Access time from CK/CK#	tDQSCKb	MIN MAX	-	2.0 10.0	2.0 10.0	2.0 10.0	2.0 10.0	2.0 10.0	2.0 10.0	2.0 10.0	ns	
Data strobe edge to output data edge	tDQSQb	MIN	-	1.2	1.2	1.2	1.2	1.2	1.2	1.2	ns	
Data hold skew factor	tQHSb	MIN	-	1.2	1.2	1.2	1.2	1.2	1.2	1.2	ns	
Mode Register Parameter												
MODE REGISTER WIRTE command period	tMRW	MIN	3	3	3	3	3	3	3	3	tCK (avg)	
MODE REGISTER READ command period	tMRR	MIN	2	2	2	2	2	2	2	2	tCK (avg)	
Core Parameter												
READ latency	RL	MIN	3	8	7	6	5	4	3	3	tCK (avg)	
WRITE latency	WL	MIN	1	4	4	3	2	2	1	1	tCK (avg)	
ACTIVATE-to-ACTIVATE command period	tRC	MIN	-	tRAS + tRPab (with all-bank precharge), tRAS + tRPpb (with per-bank precharge)					ns	17		
CKE minimum pulse width during SELF REFRESH (low pulse width during SELF REFRESH)	tCKESR	MIN	3	15	15	15	15	15	15	15	ns	
SELF REFRESH exit to next valid command delay	tXSR	MIN	2	tRFCab + 10					ns			



## Table 80: AC Timing (Continued)

Notes 1–2 apply to all parameters and conditions.

		Min	tCK			[	Data Rat	e				
Parameter	Symbol	/ Max	Min	1066	933	800	667	533	400	333	Unit	Notes
Exit power-down to next valid	tXP	MIN	2	7.5	7.5	7.5	7.5	7.5	7.5	7.5	ns	
LPDDR2-S4 CAS-to-CAS delay	tCCD	MIN	-	2	2	2	2	2	2	2	tCK (avg)	
Internal READ to PRECHARGE	tRTP	MIN	2	7.5	7.5	7.5	7.5	7.5	7.5	7.5	ns	
RAS-to-CAS delay	tRCD	Fast	3	15	15	15	15	15	15	15	ns	
KAS-to-CAS delay	IRCD	Тур	3	18	18	18	18	18	18	18	ns	
Row precharge time	tRPpb	Fast	3	15	15	15	15	15	15	15	ns	
(single bank)	ικερυ	Тур	3	18	18	18	18	18	18	18	115	
Row precharge time	tRPpab	Fast	3	18	18	18	18	18	18	18	ns	
(all banks)	8-bank	Тур	3	21	21	21	21	21	21	21	115	
Row active time	+RAS	MIN	3	42	42	42	42	42	42	42	ns	
Now active time	tRAS	MAX	ı	70	70	70	70	70	70	70	us	
WRITE recovery time	tWR	MIN	3	15	15	15	15	15	15	15	ns	
Internal WT-to-RD command delay	tWTR	MIN	2	7.5	7.5	7.5	7.5	7.5	10	10	ns	
Active bank <i>a</i> to active bank <i>b</i>	tRRD	MIN	2	10	10	10	10	10	10	10	ns	
Four-bank activate window	tFAW	MIN	8	50	50	50	50	50	50	60	ns	
Minimum deep power-down time	tDPD	MIN	ı	500	500	500	500	500	500	500	us	
Temperature Derating												
tDQSCK derating	tDQSCK (derating)	MAX	-	5620	6000	6000	6000	6000	6000	6000	ps	



## Table 81: AC Timing (Continued)

Notes 1–2 apply to all parameters and conditions.

AC timing parameters must satisfy the  $\tau$ CK minimum conditions(in multiples of  $\tau$ CK) as well as the timing specifications when values for both are indicated.

Parameter	Symbol	Min	tCK	Data Rate							Unit	Notes		
Parameter	Symbol	/ Max	Min	1066	1066 933 800 667 533 400 333						Onit	notes		
	tRCD (derated)	MIN	-		tRCD + 1.875									
Court Marine	tRC (derated)	MIN	-	tRC + 1.875				tRC + 1.875						
Core timing Temperature derating	tRAS (derated)	MIN	-		tRAS + 1.875						ns			
uerating	tRP (derated)	MIN	-	tRP + 1.875							ns			
	tRRD (derated)	MIN	-	tRRD + 1.875							ns			


Notes: 1. Frequency values are for reference only. Clock cycle time (tCK) is used to determine device capabilities.

- 2. All AC timings assume an input slew rate of 1 V/ns.
- 3. READ, WRITE, and input setup and hold values are referenced to VREF.
- 4. tDQSCKDS is the absolute value of the difference between any two tDQSCK measurements (in a byte lane) within a contiguous sequence of bursts in a 160ns rolling window. tDQSCKDS is not tested and is guaranteed by design.
  Temperature drift in the system is <10°C/s. Values do not include clock jitter.</p>
- 5. tDQSCKDM is the absolute value of the difference between any two tDQSCK measurements (in a byte lane) within a 1.6µs rolling window. tDQSCKDM is not tested and is guaranteed by design. Temperature drift in the system is <10°C/s. Values do not include clock jitter.
- 6. tDQSCKDL is the absolute value of the difference between any two tDQSCK measurements (in a byte lane) within a 32ms rolling window. tDQSCKDL is not tested and is guaranteed by design. Temperature drift in the system is <10°C/s. Values do not include clock jitter. For LOW-to-HIGH and HIGH-to-LOW transitions, the timing reference is at the point when the signal crosses the transition threshold (VTT). tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions.

These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS), tLZ(DQ)). The figure below shows a method to calculate the point when the device is no longer driving tHZ(DQS) and tHZ(DQ) or begins driving tLZ(DQS) and tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential signal DQS/DQS#.



### **Output Transition Timing**



- 7. Measured from the point when DQS/DQS# begins driving the signal, to the point when DQS/DQS# begins driving the first rising strobe edge.
- 8. Measured from the last falling strobe edge of DQS/DQS# to the point when DQS/DQS# finishes driving the signal.
- 9. CKE input setup time is measured from CKE reaching a HIGH/LOW voltage level to CK/CK# crossing.
- 10. CKE input hold time is measured from CK/CK# crossing to CKE reaching a HIGH/LOW voltage level.
- 11. Input setup/hold time for signal (CA[9:0], CS#).
- 12. To ensure device operation before the device is configured, a number of AC boot timing parameters are defined in this table.

  The letter b is appended to the boot parameter symbols (for example, tCK during boot is tCKb).
- 13. Mobile LPDDR2 devices set some mode register default values upon receiving a RESET (MRW) command, as specified in Mode Register Definition.
- 14. The output skew parameters are measured with default output impedance settings using the reference load.
- 15. The minimum tCK column applies only when tCK is greater than 6ns.
- 16. Timing derating applies for operation at 85°C to 105°C when the requirement to derate is indicated by mode register 4 opcode (see the MR4 Device Temperature (MA[7:0] =04h) table).
- 17. DRAM devices should be evenly addressed when being accessed. Disproportionate accesses to a particular row address may result in reduction of the product lifetime.






Figure 70: Command Input Setup and Hold Timing

Notes: 1. The setup and hold timing shown applies to all commands.

2. Setup and hold conditions also apply to the CKE pin. For timing diagrams related to the CKE pin, see Power-Down.

#### CA and CS# Setup, Hold, and Derating

For all input signals (CA and CS#), the total required setup time (tlS) and hold time (tlH) is calculated by adding the data sheet tlS (base) and tlH (base) values to the  $\Delta$ tlS and  $\Delta$ tlH derating values, respectively. Example: tlS (total setup time) = tlS(base) +  $\Delta$ tlS. (See the series of tables following this section.)

The typical setup slew rate (tIS) for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC)MIN. The typical setup slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC)MAX. If the actual signal is consistently earlier than the typical slew rate line between the shaded VREF(DC)-to-(AC) region, use the typical slew rate for the derating value (see Figure 71). If the actual signal is later than the typical slew rate line anywhere between the shaded VREF(DC)-to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value (see Figure 73).

The hold (tIH) typical slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(DC)MAX}$  and the first crossing of  $V_{REF(DC)}$ . The hold (tIH) typical slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(DC)MIN}$  and the first crossing of  $V_{REF(DC)}$ .

If the actual signal is consistently later than the typical slew rate line between the shaded DC-to-VREF(DC) region, use the typical slew rate for the derating value (see Figure 72). If the actual signal is earlier than the typical slew rate line anywhere between the shaded DC-to-VREF(DC) region, the slew rate of a tangent line to the actual signal from the DC level to VREF(DC) level is used for the derating value (see Figure 74). For a valid transition, the input signal must remain above or below VIH/VIL(AC) for a specified time, tVAC (see Table 86).

For slow slew rates the total setup time could be a negative value (that is, a valid input signal will not have reached ViH/VIL(AC) at the time of the rising clock transition). A valid input signal is still required to complete the transition and reach ViH/VIL(AC). For slew rates between the values listed in Table 84, the derating values are obtained using linear interpolation.

Slew rate values are not typically subject to production testing. They are verified by design and characterization.



Table 82: CA and CS# Setup and Hold Base Values (>400 MHz, 1 V/ns Slew Rate)

Dovovector				Reference			
Parameter	1066	933	800	667	533	466	Reference
tIS(base)	0	30	70	150	240	300	V <sub>IH/VIL(AC)</sub> = V <sub>REF(DC)</sub> ±220mV
tIH(base)	90	120	160	240	330	390	VIH/VIL(DC) = VREF(DC) ±130mV

Note: 1. AC/DC referenced for 1 V/ns CA and CS# slew rate, and 2 V/ns differential CK/CK# slew rate

Table 83: CA and CS# Setup and Hold Base Values (<400 MHz, 1 V/ns Slew Rate)

Downwater		Data	Rate	Reference	
Parameter	400	333	255	200	Reference
tIS(base)	300	440	600	850	$V_{IH/VIL(AC)} = V_{REF(DC)} \pm 300 mV$
tIH(base)	400	540	700	950	VIH/VIL(DC) = VREF(DC) ±200mV

Note: 1. AC/DC referenced for 1 V/ns CA and CS# slew rate, and 2 V/ns differential CK/CK# slew rate

Table 84: Derating Values for AC/DC-Based tIS/tIH (AC220)

ΔtIS, ΔtIH derating in ps

								CK, CK#	Differe	ntial Sle	w Rate						
		4.0\	//ns	3.0\	//ns	2.0\	//ns	1.8\	//ns	1.6\	//ns	1.4\	//ns	1.2\	//ns	1.0\	//ns
		ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH
	2.0	110	65	110	65	110	65										
	1.5	74	43	73	43	73	43	89	59								
	1.0	0	0	0	0	0	0	16	16	32	32						
CA, CS#	0.9			-3	-5	-3	-5	13	11	29	27	45	43				
slew rare	0.8					-8	-13	8	3	24	19	40	35	56	55		
V/ns	0.7							2	-6	18	10	34	26	50	46	66	78
	0.6									10	-3	26	13	42	33	58	65
	0.5											4	-4	20	16	36	48
	0.4													-7	2	17	34



Table 85: Derating Values for AC/DC-Based tIS/tIH (AC300)

ΔtIS, ΔtIH derating in ps

								CK, CK#	Differe	ntial Sle	w Rate						
		4.0\	//ns	3.0\	//ns	2.0\	//ns	1.8\	//ns	1.6\	//ns	1.4\	//ns	1.2\	//ns	1.0\	//ns
		ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH
	2.0	150	100	150	100	150	100										
	1.5	100	67	100	67	100	67	116	83								
	1.0	0	0	0	0	0	0	16	16	32	32						
CA, CS#	0.9			-4	-8	-4	-8	12	8	28	24	44	40				
slew rare	0.8					-12	-20	4	-4	20	12	36	28	52	48		
V/ns	0.7							-3	-18	13	-2	29	14	45	34	61	66
	0.6									2	-21	18	-5	34	15	50	47
	0.5											-12	-32	4	-12	20	20
	0.4													-35	-40	-11	-8

Table 86: Required Time for Valid Transition - tVAC > VIH(AC) and < VIL(AC)

Claus Bata (M/ms)	tVAC at 3	00mV(ps)	tVAC at 2	20mV(ps)
Slew Rate (V/ns)	Min	Max	Min	Max
>2.0	75	-	175	-
2.0	57	-	170	-
1.5	50	-	167	-
1.0	38	-	163	-
0.9	34	-	162	-
0.8	29	-	161	-
0.7	22	-	159	-
0.6	13	-	155	-
0.5	0	-	150	-
<0.5	0	-	150	-



Figure 71: Typical Slew Rate and tVAC – tIS for CA and CS# Relative to Clock






Figure 72: Typical Slew Rate - tIH for CA and CS# Relative to Clock






Figure 73: Tangent Line - tIS for CA and CS# Relative to Clock





Figure 74: Tangent Line - tIH for CA and CS# Relative to Clock





### Data Setup, Hold, and Slew Rate Derating

For all input signals (DQ, DM) calculate the total required setup time (tDS) and hold time (tDH) by adding the data sheet tDS(base) and tDH(base) values (see Table 87) to the  $\Delta$ tDS and  $\Delta$ tDH derating values, respectively (see Table 89 and Table 90).

Example: tDS = tDS(base) + \( \Delta \text{tDS}\). The typical tDS slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC)MIN. The typical tDS slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC)MAX (see Figure 75).

If the actual signal is consistently earlier than the typical slew rate line in Figure 71) the area shaded gray between the VREF(DC) region and the AC region, use the typical slew rate for the derating value. If the actual signal is later than the typical slew rate line anywhere between the shaded VREF(DC) region and the AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value (see Figure 73).

The typical tDH slew rate for a rising signal is defined as the slew rate between the last crossing of VILLOCIMAX and the first crossing of VREF(DC). The typical tDH slew rate for a falling signal is defined as the slew rate between the last crossing of VIHIDCIMIN and the first crossing of VREF(DC) (see Figure 76).

If the actual signal is consistently later than the typical slew rate line between the shaded DC-level-to-VREF(DC) region, use the typical slew rate for the derating value. If the actual signal is earlier than the typical slew rate line anywhere between shaded DC-to -VREF(DC) region, the slew rate of a tangent line to the actual signal from the DC level to the VREF(DC) level is used for the derating value (see Figure 78).

For a valid transition, the input signal must remain above or below VIH/VIL(AC) for the specified time, tVAC(see Table 91).

The total setup time for slow slew rates could be negative (that is, a valid input signal may not have reached ViH/VIL(AC) at the time of the rising clock transition). A valid input signal is still required to complete the transition and reach ViH/VIL(AC).

For slew rates between the values listed in Table 87 and Table 88, the derating values can be obtained using linear interpolation. Slew rate values are not typically subject to production testing. They are verified by design and characterization.

Table 87: Data Setup and Hold Base Values (>400 MHz, 1 V/ns Slew Rate)

Dougranton			Data	Rate		Reference	
Parameter	1066	933	800	667	533	466	Reference
tDS(base)	-10	15	50	130	210	230	$V_{IH}/V_{IL(AC)} = V_{REF(DC)} \pm 220 mV$
tDH(base)	80	105	140	220	300	320	$V_{IH}/V_{IL(DC)} = V_{REF(DC)} \pm 130 \text{mV}$

Table 88: Data Setup and Hold Base Values (<400 MHz, 1 V/ns Slew Rate)

Davamatan		Data	Rate		Defenses
Parameter	400	333	255	200	Reference
tDS(base)	180	300	450	700	VIH/VIL(AC) = VREF(DC) ±300mV
tDH(base)	280	400	550	800	VIH/VIL(DC) = VREF(DC) ±200mV

Note: 1. AC/DC referenced for 1 V/ns DQ, DM slew rate, and 2 V/ns differential DQS/DQS# slew rate



Table 89: Derating Values for AC/DC-Based tDS/tDH (AC220)  $\Delta$ tDS,  $\Delta$ tDH derating in ps

							D	QS, DQ	S# Diffe	rential S	lew Rat	е					
		4.0\	//ns	3.0\	//ns	2.0\	//ns	1.8\	//ns	1.6\	//ns	1.4\	//ns	1.2\	//ns	1.0\	V/ns
		ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH
	2.0	110	65	110	65	110	65										
	1.5	74	43	73	43	73	43	89	59								
DQ,	1.0	0	0	0	0	0	0	16	16	32	32						
DQ, DM	0.9			-3	-5	-3	-5	13	11	29	27	45	43				
slew	0.8					-8	-13	8	3	24	19	40	35	56	55		
rate	0.7							2	-6	18	10	34	26	50	46	66	78
V/ns	0.6									10	-3	26	13	42	33	58	65
	0.5											4	-4	20	16	36	48
	0.4													-7	2	17	34

Note: 1. Shaded cells are not supported.

# Table 90: Derating Values for AC/DC-Based tDS/tDH (AC300)

ΔtDS, ΔtDH derating in ps

							D	QS, DQ	S# Diffe	rential S	lew Rat	e					
		4.0\	//ns	3.0\	//ns	2.0\	//ns	1.8\	//ns	1.6\	//ns	1.4\	//ns	1.2\	//ns	1.0\	//ns
		ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH
	2.0	150	100	150	100	150	100										
	1.5	100	67	100	67	100	67	116	83								
DQ,	1.0	0	0	0	0	0	0	16	16	32	32						
DQ, DM	0.9			-4	-8	-4	-8	12	8	28	24	44	40				
slew	0.8					-12	-20	4	-4	20	12	36	28	52	48		
rate	0.7							-3	-18	13	-2	29	14	45	34	61	66
V/ns	0.6									2	-21	18	-5	34	15	50	47
	0.5											-12	-32	4	-12	20	20
	0.4												4	-35	-40	-11	-8



Table 91: Required Time for Valid Transition –  $tVAC > V_{IH(AC)}$  or  $< V_{IL(AC)}$ 

Claus Pata (V/na)	tVAC at 3	00mV(ps)	tVAC at 2	20mV(ps)
Slew Rate (V/ns)	Min	Max	Min	Max
>2.0	75	-	175	-
2.0	57	-	170	-
1.5	50	-	167	-
1.0	38	-	163	-
0.9	34	-	162	-
0.8	29	-	161	-
0.7	22	-	159	-
0.6	13	-	155	-
0.5	0	-	150	-
<0.5	0	-	150	-

Table 90: Derating Values for AC/DC-Based tDS/tDH (AC300)

ΔtDS, ΔtDH derating in ps


							D	QS, DQ	S# Diffe	rential S	lew Rat	e					
		4.0\	//ns	3.0\	//ns	2.0\	//ns	1.8\	//ns	1.6\	//ns	1.4\	//ns	1.2\	//ns	1.0\	//ns
		ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH
	2.0	150	100	150	100	150	100										
	1.5	100	67	100	67	100	67	116	83								
DQ,	1.0	0	0	0	0	0	0	16	16	32	32						
DQ,	0.9			-4	-8	-4	-8	12	8	28	24	44	40				
slew	0.8					-12	-20	4	-4	20	12	36	28	52	48		
rate	0.7							-3	-18	13	-2	29	14	45	34	61	66
V/ns	0.6									2	-21	18	-5	34	15	50	47
	0.5											-12	-32	4	-12	20	20
	0.4		·							·		·	4	-35	-40	-11	-8

Table 91: Required Time for Valid Transition - tVAC > VIH(AC) or < VIL(AC)

Class Data (V/ms)	tVAC at 3	00mV(ps)	tVAC at 2	20mV(ps)
Slew Rate (V/ns)	Min	Max	Min	Max
>2.0	75	-	175	-
2.0	57	-	170	-
1.5	50	-	167	-
1.0	38	-	163	-
0.9	34	-	162	-
0.8	29	-	161	-
0.7	22	-	159	-
0.6	13	-	155	-
0.5	0	-	150	-
<0.5	0	-	150	-




Figure 75: Typical Slew Rate and tVAC – tDS for DQ Relative to Strobe



Setup slew rate falling signal = 
$$\frac{V_{REF(DC)} - V_{IL(AC)max}}{\Delta TF}$$

Setup slew rate rising signal = 
$$\frac{V_{IH(AC)min} - V_{REF(DC)}}{\Delta TR}$$


Figure 76: Typical Slew Rate – tDH for DQ Relative to Strobe



Hold slew rate falling signal = 
$$\frac{V_{IH(DC)min} - V_{REF(DC)}}{\Lambda TF}$$

Hold slew rate rising signal = 
$$\frac{V_{REF(DC)} - V_{IL(DC)max}}{\Delta TR}$$


Figure 77: Tangent Line - tDS for DQ with Respect to Strobe



Setup slew rate falling signal = 
$$\frac{\text{tangent line } [V_{REF(DC)} - V_{IL(AC)max}]}{\Delta TF}$$

Setup slew rate rising signal = 
$$\frac{\text{tangent line } [V_{\text{H(AC)min}} - V_{\text{REF(DC)}}]}{\Delta TR}$$

Figure 78: Tangent Line - tDH for DQ with Respect to Strobe



Hold slew rate falling signal = 
$$\frac{\text{tangent line }[V_{\text{IH(DC)min}} - V_{\text{REF(DC)}}]}{\Delta TF}$$

$$\frac{\text{Hold slew rate}}{\text{rising signal}} = \frac{\text{tangent line} \left[ V_{\text{REF(DC)}} - V_{\text{IL(DC)max}} \right]}{\Delta TR}$$